summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri/i965/brw_wm_glsl.c
AgeCommit message (Expand)AuthorFilesLines
2010-12-06i965: Nuke brw_wm_glsl.c.Eric Anholt1-1035/+0
2010-12-06i965: Move payload reg setup to compile, not lookup time.Eric Anholt1-4/+4
2010-11-03intel: Annotate debug printout checks with unlikely().Eric Anholt1-4/+4
2010-10-22i965: Add support for pull constants to the new FS backend.Eric Anholt1-22/+20
2010-09-28i965: fix const register count for sandybridgeZhenyu Wang1-2/+2
2010-09-28i965: enable accumulator update in PS kernel too on sandybridgeZhenyu Wang1-0/+3
2010-09-28i965: Set up inputs to the fragment shader according to FP InputsRead.Eric Anholt1-17/+33
2010-09-28i965: Add support for attribute interpolation on Sandybridge.Eric Anholt1-0/+2
2010-09-21i965: Share the KIL_NV implementation between glsl and non-glsl.Eric Anholt1-16/+1
2010-09-10intel: Remove noise opcode support from i915 and i965 driversIan Romanick1-1120/+0
2010-08-30i965: Make brw_CONT and brw_BREAK take the pop count.Eric Anholt1-5/+2
2010-08-27i965: Set the pop count on BRK/CONT inside of an if statement in the FS.Eric Anholt1-4/+11
2010-08-20i965: Rename nr_depth_regs to nr_payload_regs.Eric Anholt1-3/+3
2010-08-09i965: More s/stderr/stdout/ for program debug.Eric Anholt1-1/+1
2010-07-26Merge remote branch 'origin/master' into glsl2Eric Anholt1-3/+3
2010-07-02i965: Add support for the DP2 opcode, which we use for dot(vec2, vec2).Eric Anholt1-0/+3
2010-06-30i965: Add support for OPCODE_SSG.Eric Anholt1-0/+3
2010-06-10mesa: rename src/mesa/shader/ to src/mesa/program/Brian Paul1-3/+3
2010-05-14i965: Dump out the correct shared function for SEND on Ironlake.Eric Anholt1-1/+1
2010-04-21intel: Clean up chipset name and gen num for IronlakeZhenyu Wang1-1/+1
2010-03-24i965: Handle the negate and abs swizzles on brw_wm_glsl.c immediate args.Eric Anholt1-2/+12
2010-03-22i965: Allow FS constants to be used as immediates instead of push/pull.Eric Anholt1-6/+19
2010-03-22i965: Add INTEL_DEBUG=glsl_force to force brw_wm_glsl.c.Eric Anholt1-0/+3
2010-03-10i965: Use the PLN instruction when possible in interpolation.Eric Anholt1-0/+38
2010-03-10i965: Add support for the CMP opcode in the GLSL path.Eric Anholt1-0/+3
2010-03-10i965: Print the opcode name for unrecognized opcodes in the GLSL path.Eric Anholt1-2/+3
2010-03-09i965: Fix ENDLOOP to only patch up this loop's BREAK and CONT.Eric Anholt1-2/+4
2010-03-09i965: Unalias all GLSL source regs from the destination regs used.Eric Anholt1-113/+25
2010-02-19Replace the _mesa_*printf() wrappers with the plain libc versionsKristian Høgsberg1-5/+5
2009-12-31Merge branch 'mesa_7_7_branch'Brian Paul1-1/+1
2009-12-28intel: Silence compiler warnings.Vinson Lee1-1/+1
2009-12-26i965: Extra asserts on flow control instructions to clarify for clang.Eric Anholt1-1/+3
2009-12-26i965: Clean up double initialization of dst_flags from a rebase resolve.Eric Anholt1-4/+0
2009-12-22intel: Replace IS_IGDNG checks with intel->is_ironlake or needs_ff_sync.Eric Anholt1-1/+2
2009-11-17Merge branch 'outputswritten64'Ian Romanick1-1/+1
2009-11-13i965: Share OPCODE_TXB between brw_wm_emit.c and brw_wm_glsl.cEric Anholt1-71/+5
2009-11-13i965: Share OPCODE_TEX between brw_wm_emit.c and brw_wm_glsl.c.Eric Anholt1-89/+6
2009-11-13i965: Clean up Ironlake sampler type definitions.Eric Anholt1-3/+3
2009-11-06i965: Share min/max between brw_wm_emit.c and brw_wm_glsl.cEric Anholt1-50/+52
2009-11-06i965: Share emit_fb_write() between brw_wm_emit.c and brw_wm_glsl.cEric Anholt1-98/+3
2009-11-06i965: Share most of the WM functions between brw_wm_glsl.c and brw_wm_emit.cEric Anholt1-249/+8
2009-11-06i965: Share math functions between brw_wm_glsl.c and brw_wm_emit.c.Eric Anholt1-168/+9
2009-11-06i965: Share the sop opcodes between brw_wm_glsl.c and brw_wm_emit.c.Eric Anholt1-66/+12
2009-11-06i965: Share OPCODE_MAD between brw_wm_glsl.c and brw_wm_emit.cEric Anholt1-24/+1
2009-11-06i965: Share the DP3, DP4, and DPH between brw_wm_glsl.c and brw_wm_emit.cEric Anholt1-84/+3
2009-11-06i965: Add generic GLSL code for unaliasing a 3-arg opcode, and share LRP code.Eric Anholt1-39/+59
2009-11-06i965: Use a normal alu1 emit for OPCODE_TRUNC.Eric Anholt1-19/+1
2009-11-06i965: Share basic ALU ops between brw_wm_glsl and brw_wm_emit.cEric Anholt1-101/+5
2009-11-06i965: Collect GLSL src/dst regs up in generic code.Eric Anholt1-7/+15
2009-10-29i965: use macros to get/set prog_instruction::Aux fieldBrian Paul1-2/+2
generated by cgit v1.2.3 (git 2.39.1) at 2024-05-11 00:38:35 +0000