summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri
AgeCommit message (Expand)AuthorFilesLines
2021-12-03mesa: move common/dri into galliumDylan Baker7-2340/+0
2021-12-03mesa/dri: remove mega driver stubDylan Baker1-31/+0
2021-12-03classic/i965: Remove driverDylan Baker115-55090/+0
2021-12-03classic/i915: Remove driverDylan Baker65-23424/+0
2021-12-03classic/nouveau: Remove driverDylan Baker65-18833/+0
2021-12-03classic/r200: Delete driverDylan Baker58-15400/+0
2021-12-03classic/r100: Delete driverDylan Baker55-21001/+0
2021-11-08intel: move away from booleans to identify platformsLionel Landwerlin21-51/+55
2021-11-04intel/blorp: Add option to emit packets that disable MeshCaio Oliveira1-1/+1
2021-11-04intel: Add has_bit6_swizzle to devinfoJason Ekstrand7-50/+23
2021-10-28i965: Set MOCS for Bindless Surface/Sampler State base addressesKenneth Graunke1-0/+6
2021-10-28i965: Port STATE_BASE_ADDRESS to genxml and fix bugsKenneth Graunke6-200/+161
2021-10-28i965: Fix MOCS for BLORP buffer copiesKenneth Graunke1-2/+8
2021-10-28i965: Set MOCS for 3DSTATE_INDEX_BUFFER on Gfx6/7 as well.Kenneth Graunke1-1/+4
2021-10-28i965: Set MOCS for 3DSTATE_SO_BUFFERS on Gfx7.x tooKenneth Graunke1-1/+1
2021-10-28i965: Set MOCS on NULL stream output buffersKenneth Graunke1-0/+1
2021-10-28i965: Set MOCS for push constant buffers on Haswell and Gfx9+Kenneth Graunke1-2/+7
2021-10-28i965: Set default MOCS for NULL depth/stencil/HiZ buffersKenneth Graunke1-0/+1
2021-10-28i965: Use ISL for MOCS rather than open coding it everywhereKenneth Graunke7-135/+26
2021-10-15intel: fix INTEL_DEBUG environment variable on 32-bit systemsMarcin Ślusarz24-49/+49
2021-10-15i965/uniforms: Handle images as a separate passJason Ekstrand1-12/+6
2021-10-15i965: Emit a NULL surface for buffer textures with no bufferJason Ekstrand1-0/+10
2021-10-13dri: Remove the allow_fp16_configs option, always allow themAdam Jackson1-4/+1
2021-09-30intel/blorp: Convert blorp_clear color_write_disable to a bitmaskJordan Justen1-12/+5
2021-09-30intel/gfx7: Change GPGPU Mode to boolJordan Justen1-1/+1
2021-09-30blorp: Add blorp_alloc_general_stateJordan Justen1-0/+10
2021-09-30driconf, glsl: Add a vs_position_always_precise optionVadym Shovkoplias1-0/+2
2021-09-27intel: Add and use max_constant_urb_size_kbCaio Marcelo de Oliveira Filho1-2/+1
2021-09-23intel: Finish off the last scraps of baconKenneth Graunke1-1/+0
2021-09-17iris: Calculate uses_atomic_load_store after all loweringIan Romanick1-1/+1
2021-09-14i965: Only call lower_blend_equation_advanced for fragment shadersKenneth Graunke1-2/+4
2021-09-13intel/devinfo: Add devinfo->max_scratch_idsJordan Justen1-89/+3
2021-09-13intel: Move subslice_total into devinfoJordan Justen5-20/+4
2021-08-27i965: Enable RGBX8888_SRGB format.Lepton Wu1-3/+4
2021-08-26i915: remove use of backtrace and backtrace_symbolsSimon Zeni1-56/+4
2021-08-25intel/isl: Add msaa_layout param to isl_tiling_get_infoNanley Chery1-0/+1
2021-08-25intel/isl: Add more parameters to isl_tiling_get_infoJason Ekstrand1-2/+3
2021-08-24intel: Parse INTEL_NO_HW for devinfo constructionNanley Chery3-6/+2
2021-08-24intel: Use env_var_as_boolean for INTEL_NO_HWNanley Chery2-3/+3
2021-08-21gallium: remove vertices_per_patch, add pipe_context::set_patch_verticesMarek Olšák1-1/+1
2021-08-17intel/isl: Use uint64_t for computed byte offsetsJason Ekstrand2-13/+16
2021-08-02driconfig: Add support for device specific configRob Clark5-5/+5
2021-08-01intel/compiler: Add id parameter to shader_perf_log callbackIan Romanick2-5/+4
2021-08-01intel/compiler: Add id parameter to shader_debug_log callbackIan Romanick1-3/+2
2021-07-29i965: Explicitly abort instead of exiting on batch failurebyte[]1-1/+1
2021-07-29i965: Write a custom allocator for the intel memobj structRohan Garg1-0/+12
2021-07-29i965: Take into account the offset when marking a valid data regionRohan Garg1-1/+1
2021-07-28mesa: move gl_program::is_arb_asm to shader_infoPierre-Eric Pelloux-Prayer2-12/+12
2021-07-21intel/compiler: Rename brw_nir_lower_image_load_store to brw_nir_lower_storag...Jordan Justen1-1/+1
2021-07-14intel/dev: Add a max_cs_workgroup_threads fieldJason Ekstrand1-7/+1