summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri/i965/brw_state_upload.c
AgeCommit message (Expand)AuthorFilesLines
2020-10-15i965: Remove Gen10-specific state setup and workaroundsIan Romanick1-1/+1
2020-10-06i965: drop likely/unlikely around INTEL_DEBUGMarcin Ślusarz1-3/+3
2020-10-01intel/gen9: Enable MSC RAW Hazard AvoidanceAnuj Phogat1-0/+2
2020-04-27mesa: replace _NEW_EVAL with vbo_exec_update_eval_mapsMarek Olšák1-1/+0
2019-09-23Revert "intel/gen11+: Enable Hardware filtering of Semi-Pipelined State in WM"Kenneth Graunke1-5/+0
2019-09-11intel/gen11+: Enable Hardware filtering of Semi-Pipelined State in WMAnuj Phogat1-0/+5
2019-09-06intel: Stop redirecting state cache to command streamer cache sectionKenneth Graunke1-5/+0
2019-08-13i965/gen11: fix genX_bits.h include pathMauro Rossi1-1/+1
2019-08-12i965/gen11: Emit SLICE_HASH_TABLE when pipes are unbalanced.Rafael Antognolli1-0/+84
2019-08-12i965/gen9: Optimize slice and subslice load balancing behavior.Francisco Jerez1-6/+3
2019-07-31intel: add a couple of ASSERTEDEric Engestrom1-1/+1
2019-07-29i965/gen10: Remove unnecessary workaround.Rafael Antognolli1-16/+0
2019-07-08i965: disable repacking for compression for applicable genDongwon Kim1-0/+9
2019-06-28Revert "i965/icl: Add WA_2204188704 to disable pixel shader panic dispatch"Anuj Phogat1-6/+0
2019-05-04mesa: Remove the now unused _NEW_ARRAY state change flag.Mathias Fröhlich1-1/+0
2019-04-18i965: implement WaEnableStateCacheRedirectToCSLionel Landwerlin1-0/+5
2019-03-19i965/icl: Add WA_2204188704 to disable pixel shader panic dispatchAnuj Phogat1-0/+6
2018-12-14i965/gen10+: Enable object level preemption.Rafael Antognolli1-0/+27
2018-11-01i965/icl: Set Error Detection Behavior Control Bit in L3CNTLREGAnuj Phogat1-0/+7
2018-09-21i965/icl: Set Enabled Texel Offset Precision Fix bitAnuj Phogat1-0/+7
2018-08-21i965/icl: Allow headerless sampler messages for pre-emptable contextsAnuj Phogat1-0/+11
2018-07-09i965/icl: Don't set float blend optimization bit in CACHE_MODE_SSAnuj Phogat1-4/+0
2018-02-17i965: Use absolute addressing for constant buffer 0 on Kernel 4.16+.Kenneth Graunke1-0/+24
2018-02-15i965/icl: Enable float blend optimization and Wa3DStateModeAnuj Phogat1-1/+1
2018-02-15i965/icl: Build and use gen11 functions for genxml state-upload and blorpAnuj Phogat1-1/+3
2017-11-15i965: Fold ABO state upload code into the SSBO/UBO state upload code.Kenneth Graunke1-2/+1
2017-11-14i965: Make use of brw_load_register_imm32() helper functionAnuj Phogat1-14/+8
2017-11-03i965/gen10: Implement Wa3DStateModeAnuj Phogat1-0/+14
2017-11-03i965/gen10: Enable float blend optimizationAnuj Phogat1-0/+6
2017-10-31i965: Add shader cache support for computeJordan Justen1-1/+2
2017-10-31i965: Add shader cache support for vertex and fragment stagesTimothy Arceri1-0/+2
2017-10-23i965: Revert absolute mode for constant buffer pointers.Kenneth Graunke1-24/+0
2017-09-26i965: Convert brw->*_program into a brw->programs[i] array.Kenneth Graunke1-16/+20
2017-09-18i965: rename BRW_NEW_FAST_CLEAR_COLOR to BRW_NEW_AUX_STATEIago Toral Quiroga1-1/+1
2017-09-15i965: Add an INTEL_DEBUG=reemit option.Kenneth Graunke1-1/+1
2017-09-02i965: Fix state flagging of Gen6 SOL programs.Kenneth Graunke1-3/+6
2017-08-30i965: drop brw->is_broxtonLionel Landwerlin1-1/+1
2017-08-30i965: drop brw->is_haswell in favor of devinfo->is_haswellLionel Landwerlin1-1/+1
2017-08-30i965: drop brw->is_g4x in favor of devinfo->is_g4xLionel Landwerlin1-1/+1
2017-08-30i965: drop brw->gen in favor of devinfo->genLionel Landwerlin1-14/+19
2017-08-23i965: Make a BRW_NEW_FAST_CLEAR_COLOR dirty bit.Kenneth Graunke1-0/+1
2017-08-16i965: make sure check_and_emit_atom gets inlinedTapani Pälli1-1/+1
2017-08-02i965: Set "Subslice Hashing Mode" to 16x16 on Apollolake.Kenneth Graunke1-0/+9
2017-07-20i965/miptree: Use num_samples of 1 instead of 0 for single-sampledTopi Pohjolainen1-1/+2
2017-07-13i965: Introduce a BRW_NEW_DRAW_CALL dirty bit.Kenneth Graunke1-0/+1
2017-07-13i965: Switch to absolute addressing for constant buffer 0.Kenneth Graunke1-0/+24
2017-06-23i965/cnl: Don't write to Cache Mode Register 1 on gen10+Anuj Phogat1-2/+4
2017-06-22mesa: remove _NEW_BUFFER_OBJECTMarek Olšák1-1/+0
2017-06-09i965/cnl: Handle gen10 in switch cases across the driverAnuj Phogat1-1/+3
2017-05-30i965: Set the "Float Blend Optimization Enable" bit on Gen9+.Kenneth Graunke1-1/+3
generated by cgit v1.2.3 (git 2.39.1) at 2024-05-01 12:01:01 +0000