summaryrefslogtreecommitdiff
path: root/src/gallium/drivers/nvc0/codegen/nv50_ir_emit_nvc0.cpp
AgeCommit message (Expand)AuthorFilesLines
2013-09-11Move nv30, nv50 and nvc0 to nouveau.Johannes Obermayr1-2988/+0
2013-04-23mesa: Restore 78-column wrapping of license text in C-style comments.Kenneth Graunke1-4/+4
2013-04-23mesa: Add "OR COPYRIGHT HOLDERS" to license text disclaiming liability.Kenneth Graunke1-1/+1
2013-03-12nv50/ir: add CCTL (cache control) opChristoph Bumiller1-0/+25
2013-03-12nvc0/ir/emit: fix emission of large address offsetsChristoph Bumiller1-8/+50
2013-03-12nvc0/ir: skip back edges when determining latest sched valueChristoph Bumiller1-3/+4
2013-03-12nvc0/ir: use large issue delay after RET, tooChristoph Bumiller1-1/+1
2013-03-12nv50/ir: add support for barriersChristoph Bumiller1-0/+96
2013-03-12nvc0/ir/emit: implement INSBF, EXTBF, PERMT and ATOMChristoph Bumiller1-1/+132
2013-03-12nv50/ir: add support for indirect BRA,CALLChristoph Bumiller1-2/+17
2013-03-12nvc0/ir/emit: implement move to and logic ops on predicatesChristoph Bumiller1-0/+45
2013-03-12nvc0/ir/emit: implement surface related opsChristoph Bumiller1-0/+291
2013-03-12nv50/ir: initialize CodeEmitters' specialized target fieldsChristoph Bumiller1-4/+3
2012-12-08nvc0/ir/emit: fix check for flags register use in logic opsChristoph Bumiller1-3/+3
2012-12-07nv50,nvc0: add support for cube map arraysChristoph Bumiller1-1/+0
2012-09-07nvc0/ir: add initial code to support GK110 ISA encodingChristoph Bumiller1-5/+18
2012-05-29nvc0/ir: fix texture barrier insertion to prevent WAW hazardsChristoph Bumiller1-1/+1
2012-05-06nvc0/ir: fix lowering of textureGradChristoph Bumiller1-1/+1
2012-04-29nv50/ir/opt: try to convert ABS(SUB) to SADChristoph Bumiller1-0/+16
2012-04-29nvc0/ir: try to use the optimal texture op modeChristoph Bumiller1-3/+15
2012-04-29nvc0/ir: initial implementation of nve4 scheduling hintsChristoph Bumiller1-3/+527
2012-04-29nvc0/ir/emit: fix emitTXQ 2nd srcChristoph Bumiller1-1/+3
2012-04-15nvc0: add initial support for nve4+ (Kepler) chipsetsChristoph Bumiller1-0/+12
2012-04-14nv50/ir: import nv50 targetChristoph Bumiller1-1/+1
2012-04-14nv50/ir: rewrite the register allocator as GCRA, with spillingChristoph Bumiller1-4/+2
2012-04-14nvc0: fix emission of 3rd src in SET_AND,OR,XORChristoph Bumiller1-0/+3
2012-04-14nv50/ir: make Instruction::src/def container privateChristoph Bumiller1-149/+155
2012-04-14nv50/ir: add isAccessSupported check for memory access coalescingChristoph Bumiller1-1/+1
2012-01-10nvc0/ir/emit: fix modifiers of f32 add with long immediateChristoph Bumiller1-5/+11
2011-10-21nv50/ir: fix textureGrad with offsets and in non-FPsChristoph Bumiller1-0/+8
2011-10-21nv50/ir: add wrap mode for shift operationsChristoph Bumiller1-2/+2
2011-10-21nvc0/ir: fix emission of cvt when register and type size differChristoph Bumiller1-2/+3
2011-10-21nvc0/ir: handle levelZero modifier in TEX emissionChristoph Bumiller1-1/+9
2011-09-14nv50/ir: add missing license headersChristoph Bumiller1-0/+21
2011-09-14nv50/ir: import new shader backend codeChristoph Bumiller1-0/+1714