summaryrefslogtreecommitdiff
path: root/src/gallium/drivers/freedreno/a5xx/fd5_program.c
AgeCommit message (Expand)AuthorFilesLines
2023-09-11freedreno, ir3, tu: Constify various uses of ir3_shader_variantConnor Abbott1-4/+6
2023-08-08freedreno/a5xx: Add private mem support.Emma Anholt1-5/+21
2023-08-08freedreno/a5xx: Refactor SHADER_OBJ emit to a helper function.Emma Anholt1-4/+10
2023-02-14Revert "freedreno/a5xx: Fix clip_mask"Emma Anholt1-1/+7
2022-07-11freedreno: Rename the "SIZE" regs for interpolateAtOffset to "CENTERRHW"Emma Anholt1-1/+1
2022-07-11nir+ir3: Rename load_size_ir3 to load_center_rhw_ir3.Emma Anholt1-1/+1
2022-07-10Change all debug_assert calls to assertMarek Olšák1-1/+1
2022-06-22freedreno/a5xx: Set the buffer bit appropriately in XS_CTRL_REG0.Emma Anholt1-2/+10
2022-05-13ir3, freedreno, tu: Make ir3_shader_variant store stream_outputConnor Abbott1-2/+2
2022-01-24freedreno/a5xx: Fix clip_maskRob Clark1-1/+4
2022-01-24freedreno: Pass shader cache key instead of shader keyRob Clark1-1/+1
2021-10-31freedreno/ir3: xfb fix for duplicate outputsRob Clark1-5/+7
2021-09-21freedreno/a5xx+: Set the IJ_LINEAR_* request bits if we need the regs.Emma Anholt1-4/+15
2021-09-21freedreno/a5xx+: Rename GRAS_CNTL/RB_RENDER_CONTROL0 IJ_LINEAR_* bits.Emma Anholt1-6/+6
2021-04-21ir3: make possible to specify branchstack up to 64Danylo Piliaiev1-7/+8
2021-04-14freedreno: Re-indentRob Clark1-634/+648
2021-03-29freedreno/a5xx: Use VALIDREG/CONDREG like a6xx do.Eric Anholt1-9/+15
2021-03-29freedreno/a5xx: Add support for clip distances and use them for userclip.Eric Anholt1-1/+34
2021-03-23freedreno/a5xx: Switch to using ir3_cache for looking up our VS/FSEric Anholt1-1/+38
2021-03-22freedreno: Use threadsize calculated by ir3Connor Abbott1-1/+1
2021-03-18freedreno/a5xx: Fix stream-output binning handling.Eric Anholt1-12/+21
2021-02-25freedreno: Add FD_DBG() macroRob Clark1-1/+1
2021-01-05freedreno/a5xx: Move link_stream_out after VPC_VAR_DISABLE like on a6xx.Eric Anholt1-3/+3
2021-01-05freedreno/a5xx: Drop redundant stream output linking check.Eric Anholt1-2/+1
2021-01-05freedreno/ir3: Deduplicate link_stream_out.Eric Anholt1-48/+1
2020-09-01freedreno/ir3: rework setup_{input,output} to make struct varyings workJonathan Marek1-1/+1
2020-08-26freedreno/a5xx: Don't set the VARYING flag for fragcoord-only programs.Eric Anholt1-2/+0
2020-07-01freedreno/a5xx: set missing bary sysvalsJonathan Marek1-10/+25
2020-07-01freedreno/registers: update varying-related registersJonathan Marek1-7/+7
2020-06-26ir3, freedreno: Round up constlen earlierConnor Abbott1-1/+2
2020-06-24freedreno/a5xx: use point-coord helperRob Clark1-33/+25
2020-05-12freedreno: Replace OUT_RELOCD with permanently flagging shader BOs for it.Eric Anholt1-1/+1
2020-05-08freedreno,tu: Don't request fragcoord components not being read.Hyunjun Ko1-10/+6
2020-04-27freedreno: Fix derivatives without texturing on a3xx-a5xx.Eric Anholt1-2/+2
2020-04-25ir3: Skip missing VS outputs in VS out map when linkingConnor Abbott1-12/+5
2020-01-29compiler: add PERSP to the existing barycentric system valuesSamuel Pitoiset1-1/+1
2019-11-14util: Move gallium's PIPE_FORMAT utils to /util/format/Eric Anholt1-1/+1
2019-09-18freedreno/a6xx: Share shader state constructor and destructorKristian H. Kristensen1-43/+1
2019-06-03freedreno/ir3: fix counting and printing for half registers.Hyunjun Ko1-1/+1
2019-06-03freedreno/ir3: Use output type size to set OUTPUT_REG_HALF_PRECISIONNeil Roberts1-2/+1
2019-04-25compiler: rename SYSTEM_VALUE_VARYING_COORDRob Clark1-1/+1
2019-03-05freedreno: Plumb pipe_screen through to irX_tgsi_to_nir.Timur Kristóf1-1/+1
2018-12-13freedreno: also set DUMP flag on shadersRob Clark1-1/+1
2018-12-07freedreno/ir3: track max flow control depth for a5xx/a6xxRob Clark1-2/+2
2018-11-27freedreno/ir3: remove pipe_stream_output_info dependencyRob Clark1-4/+4
2018-11-27freedreno: shader_t -> gl_shader_stageRob Clark1-3/+3
2018-10-17freedreno/ir3: shader variant cacheRob Clark1-0/+2
2018-10-17freedreno/ir3: move binning_pass out of shader variant keyRob Clark1-5/+5
2018-10-17freedreno/ir3: track # of samplers used by shaderRob Clark1-2/+2
2018-08-14freedreno/ir3: stop hard-coding FS input regsRob Clark1-6/+5
generated by cgit v1.2.3 (git 2.39.1) at 2024-05-11 02:19:37 +0000