index
:
~tstellar/llvm
9.1-abi-fix
Nov13-test
Oct18-backup
assembler
assembler-Jan-06-2015
assembler-push
backup-Oct15
backup-Oct18
bfgminer
bfgminer-perf
cayman-only-bfgminer
clover-elf
clover-elf-v2
hazard-rec
hsa
image-support
indirect-addressing
indirect-wip
indirect-wip-2
indirect-wip-3
indirect-wip-4
indirect-wip-5
kernel-args-WIP
lds
lds-v2
long-alu
madk
master
master-testing
master-testing-patches
master-testing-patches-v2
master-testing-si
master-testing-v2
mi-sched-experimental
native
opencv-Sep18-patches
perf-Dec31-2014
perf-Jan-08-2015
push-jan16
r600
r600-May09
r600-alu-encoding
r600-final-push
r600-gen-fixes
r600-imm-flags
r600-initial-review
r600-initial-review-May11
r600-master
r600-private-mem-fixes
r600-private-memory
r600-review-v10
r600-review-v3
r600-review-v7
r600-review-v8
r600-review-v9
r600-rewrite-pats
r600-structurizer
r600-structurizer-v2
r600-tablegen-hwreg
r600-tablegen-reg-encoding
r600-vliw
remove-fold-operands
sched-fixes
sched-perf-Mar-27-2015
si-compute
si-compute-v3
si-fold
si-lowercase
si-scheduler
si-scheduler-v2
si-scheduler-v3
si-sgpr-copies
si-spill-fixes
si-spill-fixes-v2
si-spill-fixes-v3
si-spill-fixes-v4
smrd-cluster
struct-divergence
struct-divergence-v1
vgpr-spilling-Jan07-2014
vinterp-fix
vliw5-rebase
vlj-bottom-up
Unnamed repository; edit this file 'description' to name the repository.
tstellar
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
Target
/
R600
/
SIISelLowering.cpp
Age
Commit message (
Expand
)
Author
Files
Lines
2015-01-06
R600/SI: Add soffset operand to mubuf addr64 instruction
Tom Stellard
1
-0
/
+1
2014-12-30
XXX: Implent inline asm hooks
Tom Stellard
1
-0
/
+14
2014-12-16
R600/SI: Use RegisterOperands to specify which operands can accept immediates
Tom Stellard
1
-4
/
+2
2014-12-11
R600/SI: Remove SIISelLowering::legalizeOperands()
remove-fold-operands
Tom Stellard
1
-173
/
+1
2014-12-11
R600/SI: Use unordered equal instructions
Matt Arsenault
1
-4
/
+0
2014-12-11
R600/SI: Make more unordered comparisons legal
Matt Arsenault
1
-9
/
+0
2014-12-11
R600/SI: Use unordered not equal instructions
Matt Arsenault
1
-2
/
+0
2014-12-10
R600/SI: Use getTargetConstant in AdjustRegClass
Marek Olsak
1
-2
/
+2
2014-12-07
R600/SI: Set 20-bit immediate byte offset for SMRD on VI
Marek Olsak
1
-1
/
+6
2014-12-02
R600/SI: Set correct number of user sgprs for HSA runtime
Tom Stellard
1
-1
/
+4
2014-12-02
R600/SI: Set the ATC bit on all resource descriptors for the HSA runtime
Tom Stellard
1
-3
/
+7
2014-11-28
R600/SI: Fix assertion on sign extend of 3 vectors
Matt Arsenault
1
-2
/
+2
2014-11-21
R600/SI: Emit s_mov_b32 m0, -1 before every DS instruction
Tom Stellard
1
-1
/
+1
2014-11-18
R600/SI: Make sure resource descriptors are always stored in SGPRs
Tom Stellard
1
-2
/
+2
2014-11-16
Convert some EVTs to MVTs where only a SimpleValueType is needed.
Craig Topper
1
-1
/
+1
2014-11-14
R600/SI: Combine min3/max3 instructions
Matt Arsenault
1
-0
/
+68
2014-11-14
R600/SI: Use S_BFE_I64 for 64-bit sext_inreg
Matt Arsenault
1
-2
/
+1
2014-11-13
R600/SI: Get rid of FCLAMP_SI pseudo
Matt Arsenault
1
-14
/
+0
2014-11-05
R600/SI: Move all rsrc building functions to SIISelLowering
Matt Arsenault
1
-0
/
+44
2014-11-05
R600/SI: Remove SI_ADDR64_RSRC
Matt Arsenault
1
-29
/
+54
2014-11-02
R600/SI: Use REG_SEQUENCE instead of INSERT_SUBREGs
Matt Arsenault
1
-1
/
+2
2014-10-21
Add minnum / maxnum codegen
Matt Arsenault
1
-0
/
+5
2014-10-21
R600/SI: Add pattern for bswap
Matt Arsenault
1
-0
/
+9
2014-10-17
R600/SI: Remove SI_BUFFER_RSRC pseudo
Matt Arsenault
1
-30
/
+0
2014-10-14
Reapply "R600: Add new intrinsic to read work dimensions"
Jan Vesely
1
-2
/
+9
2014-10-14
Revert "R600: Add new intrinsic to read work dimensions"
Rafael Espindola
1
-9
/
+2
2014-10-14
R600: Add new intrinsic to read work dimensions
Jan Vesely
1
-2
/
+9
2014-10-09
R600/SI: Legalize CopyToReg during instruction selection
Tom Stellard
1
-14
/
+12
2014-10-09
R600/SI: Legalize INSERT_SUBREG instructions during PostISelFolding
Tom Stellard
1
-0
/
+29
2014-10-03
R600/SI: Custom lower f64 -> i64 conversions
Matt Arsenault
1
-3
/
+0
2014-09-29
R600/SI: Also fix fsub + fadd a, a to mad combines
Matt Arsenault
1
-0
/
+22
2014-09-29
R600/SI: Fix using mad with multiplies by 2
Matt Arsenault
1
-0
/
+35
2014-09-26
R600/SI: Partially move operand legalization to post-isel hook.
Matt Arsenault
1
-58
/
+8
2014-09-26
R600/SI: Remove apparently dead code in legalizeOperands
Matt Arsenault
1
-8
/
+0
2014-09-23
R600/SI: Clean up checks for legality of immediate operands
Tom Stellard
1
-11
/
+34
2014-09-22
R600/SI: Add enums for some hard-coded values
Tom Stellard
1
-25
/
+55
2014-09-17
R600/SI: Remove promotion of instructions to e64 forms.
Matt Arsenault
1
-57
/
+5
2014-09-10
R600/SI: Fix losing chain when fixing reg class of loads.
Matt Arsenault
1
-6
/
+14
2014-09-08
R600/SI: Fix assertion from copying a TargetGlobalAddress
Matt Arsenault
1
-1
/
+2
2014-09-08
R600/SI: Replace LDS atomics with no return versions
Matt Arsenault
1
-18
/
+30
2014-08-29
R600/SI: Use mad for fsub + fmul
Matt Arsenault
1
-0
/
+37
2014-08-27
Use BitVector instead of int in R600 SIISelLowering.
Alexey Samsonov
1
-3
/
+4
2014-08-22
R600/SI: Wrap local memory pointer in AssertZExt on SI
Tom Stellard
1
-0
/
+12
2014-08-21
R600/SI: Make sure SCRATCH_WAVE_OFFSET is added as Live-In to the function
Tom Stellard
1
-7
/
+0
2014-08-18
Silencing an MSVC warning about loop variable conflicting with a variable fro...
Aaron Ballman
1
-1
/
+1
2014-08-15
R600/SI: Move all fabs / fneg handling to patterns
Matt Arsenault
1
-89
/
+0
2014-08-15
R600/SI: Use source modifiers for f64 fneg
Matt Arsenault
1
-4
/
+28
2014-08-15
R600/SI: Use source modifier for f64 fabs
Matt Arsenault
1
-1
/
+29
2014-08-15
R600/SI: Fix offset folding in some cases with shifted pointers.
Matt Arsenault
1
-1
/
+108
2014-08-15
R600/SI: Implement isLegalAddressingMode
Matt Arsenault
1
-0
/
+43
[next]