summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri/r300/r300_emit.h
blob: f420cec2ae6a7693e7f8c1f1681870185b45dace (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
#ifndef __EMIT_H__
#define __EMIT_H__
#include "glheader.h"
#include "r300_context.h"
#include "r300_cmdbuf.h"

/* convenience macros */
#define RADEON_CP_PACKET0                           0x00000000
#define RADEON_CP_PACKET1                           0x40000000
#define RADEON_CP_PACKET2                           0x80000000
#define RADEON_CP_PACKET3                           0xC0000000

#define RADEON_CP_PACKET3_NOP                       0xC0001000
#define RADEON_CP_PACKET3_NEXT_CHAR                 0xC0001900
#define RADEON_CP_PACKET3_PLY_NEXTSCAN              0xC0001D00
#define RADEON_CP_PACKET3_SET_SCISSORS              0xC0001E00
#define RADEON_CP_PACKET3_3D_RNDR_GEN_INDX_PRIM     0xC0002300
#define RADEON_CP_PACKET3_LOAD_MICROCODE            0xC0002400
#define RADEON_CP_PACKET3_WAIT_FOR_IDLE             0xC0002600
#define RADEON_CP_PACKET3_3D_DRAW_VBUF              0xC0002800
#define RADEON_CP_PACKET3_3D_DRAW_IMMD              0xC0002900
#define RADEON_CP_PACKET3_3D_DRAW_INDX              0xC0002A00
#define RADEON_CP_PACKET3_LOAD_PALETTE              0xC0002C00
#define RADEON_CP_PACKET3_3D_DRAW_VBUF_2            0xC0003400
#define RADEON_CP_PACKET3_3D_DRAW_IMMD_2            0xC0003500
#define RADEON_CP_PACKET3_3D_DRAW_INDX_2            0xC0003600
#define RADEON_CP_PACKET3_3D_LOAD_VBPNTR            0xC0002F00
#define RADEON_CP_PACKET3_CNTL_PAINT                0xC0009100
#define RADEON_CP_PACKET3_CNTL_BITBLT               0xC0009200
#define RADEON_CP_PACKET3_CNTL_SMALLTEXT            0xC0009300
#define RADEON_CP_PACKET3_CNTL_HOSTDATA_BLT         0xC0009400
#define RADEON_CP_PACKET3_CNTL_POLYLINE             0xC0009500
#define RADEON_CP_PACKET3_CNTL_POLYSCANLINES        0xC0009800
#define RADEON_CP_PACKET3_CNTL_PAINT_MULTI          0xC0009A00
#define RADEON_CP_PACKET3_CNTL_BITBLT_MULTI         0xC0009B00
#define RADEON_CP_PACKET3_CNTL_TRANS_BITBLT         0xC0009C00
#define RADEON_CP_PACKET3_3D_CLEAR_ZMASK            0xC0003202
#define RADEON_CP_PACKET3_3D_CLEAR_CMASK            0xC0003802
#define RADEON_CP_PACKET3_3D_CLEAR_HIZ              0xC0003702

#define CP_PACKET0(reg, n)	(RADEON_CP_PACKET0 | ((n)<<16) | ((reg)>>2))

/* Glue to R300 Mesa driver */
#define LOCAL_VARS int cmd_reserved=0;\
	int cmd_written=0; \
	drm_radeon_cmd_header_t *cmd=NULL;
	
#define PREFIX_VOID r300ContextPtr rmesa

#define PREFIX PREFIX_VOID ,

#define PASS_PREFIX_VOID rmesa
#define PASS_PREFIX rmesa ,

typedef GLuint CARD32;

/* This files defines functions for accessing R300 hardware.
   It needs to be customized to whatever code r300_lib.c is used
   in */
   
void static inline check_space(int dwords)
{
}

static __inline__ uint32_t cmducs(int reg, int count)
{
	drm_r300_cmd_header_t cmd;

	cmd.unchecked_state.cmd_type = R300_CMD_UNCHECKED_STATE;
	cmd.unchecked_state.count = count;
	cmd.unchecked_state.reghi = ((unsigned int)reg & 0xFF00) >> 8;
	cmd.unchecked_state.reglo = ((unsigned int)reg & 0x00FF);

	return cmd.u;
}

static __inline__ uint32_t cmdvpu(int addr, int count)
{
	drm_r300_cmd_header_t cmd;

	cmd.vpu.cmd_type = R300_CMD_VPU;
	cmd.vpu.count = count;
	cmd.vpu.adrhi = ((unsigned int)addr & 0xFF00) >> 8;
	cmd.vpu.adrlo = ((unsigned int)addr & 0x00FF);

	return cmd.u;
}

/* Prepare to write a register value to register at address reg.
   If num_extra > 0 then the following extra values are written
   to registers with address +4, +8 and so on.. */
#define reg_start(reg, num_extra) \
	{ \
	int _n; \
	_n=(num_extra); \
	cmd=(drm_radeon_cmd_header_t *) r300AllocCmdBuf(rmesa, \
					(_n+2), \
					__FUNCTION__); \
	cmd_reserved=_n+2; \
	cmd_written=1; \
	cmd[0].i=cmducs((reg), _n+1); \
	}

/* Prepare to write a register value to register at address reg.
   If num_extra > 0 then the following extra values are written
   into the same register. */
#define reg_start_pump(reg, num_extra) \
	{ \
	fprintf(stderr, "I am not defined.. Error ! in %s::%s at line %d\n", \
			__FILE__, __FUNCTION__, __LINE__); \
	exit(-1); \
	}

/* Emit CARD32 freestyle*/
#define e32(dword)   { \
	if(cmd_written<cmd_reserved){\
		cmd[cmd_written].i=(dword); \
		cmd_written++; \
		} else { \
		fprintf(stderr, "e32 but no previous packet declaration.. Aborting! in %s::%s at line %d\n", \
			__FILE__, __FUNCTION__, __LINE__); \
		exit(-1); \
		} \
	}

#define	efloat(f) e32(r300PackFloat32(f))

#define vsf_start_fragment(dest, length)  \
	{ \
	int _n; \
	_n=(length); \
	cmd=(drm_radeon_cmd_header_t *) r300AllocCmdBuf(rmesa, \
					(_n+1), \
					__FUNCTION__); \
	cmd_reserved=_n+2; \
	cmd_written=1; \
	cmd[0].i=cmdvpu((dest), _n/4); \
	}
	
#endif