summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri/i965/gen6_blorp.cpp
AgeCommit message (Expand)AuthorFilesLines
2013-07-15i965: Update workaround flush comments for Gen6 3DSTATE_VS.Kenneth Graunke1-1/+1
2013-07-09i965: Delete intel_context entirely.Kenneth Graunke1-2/+2
2013-07-09i965: Move intel_context::gen and gt fields to brw_context.Kenneth Graunke1-7/+3
2013-07-09i965: Move intel_context::batch to brw_context.Kenneth Graunke1-7/+5
2013-07-09i965: Pass brw_context to functions rather than intel_context.Kenneth Graunke1-34/+4
2013-07-03i965: Replace intel_state.c enums with those from brw_defines.h.Kenneth Graunke1-1/+1
2013-06-12i965/gen7+: Create an enum for keeping track of fast color clear state.Paul Berry1-0/+1
2013-06-10i965: Don't emit PIPELINE_SELECT from BLORP.Kenneth Graunke1-19/+0
2013-05-20i965: Disable pixel statistics in BLORP.Kenneth Graunke1-1/+0
2013-05-02i965: Fix SNB GPU hangs when a blorp batch is the first thing to execute.Eric Anholt1-0/+35
2013-04-30i965: Implement color clears using a simple shader in blorp.Eric Anholt1-9/+12
2013-04-30i965: Don't flush the batch at the end of blorp.Eric Anholt1-9/+0
2013-04-10i965: Change signature of brw_get_depthstencil_tile_masks()Chad Versace1-1/+4
2013-03-05intel: Hook up the WARN_ONCE macro to GL_ARB_debug_output.Eric Anholt1-0/+1
2013-03-02i965: add support for sample mask on Gen6+Chris Forbes1-1/+1
2013-03-01i965: Add WARN_ONCE for depthstencil workarounds we shouldn't be hitting.Eric Anholt1-0/+3
2013-02-06i965/blorp: Support overriding destination alpha to 1.0.Kenneth Graunke1-0/+19
2013-01-18intel: Make intel_region's pitch be bytes instead of pixels.Eric Anholt1-5/+3
2012-10-16i965: Share the draw x/y offset masking code between main/blorp and all gens.Eric Anholt1-26/+2
2012-09-21i965/blorp: Fix narrowing warnings.Paul Berry1-3/+3
2012-09-12intel: Add map_stencil_as_y_tiled to intel_region_get_aligned_offset.Paul Berry1-2/+2
2012-09-12intel: Add map_stencil_as_y_tiled to intel_region_get_tile_masks.Paul Berry1-2/+2
2012-09-12i965/blorp: Account for offsets when emitting SURFACE_STATE.Paul Berry1-3/+10
2012-09-12i965/blorp: store x and y offsets in brw_blorp_mip_info.Paul Berry1-2/+2
2012-09-12i965/blorp: store surface width/height in brw_blorp_mip_info.Paul Berry1-11/+4
2012-09-12i965/blorp: Clarify why width/height must be adjusted for Gen6 IMS surfaces.Paul Berry1-1/+5
2012-08-01i965/msaa: Treat GL_SAMPLES=1 as equivalent to GL_SAMPLES=0.Paul Berry1-3/+3
2012-07-26i965/msaa: Remove TODO comments that are no longer relevant.Paul Berry1-1/+0
2012-06-26i965/msaa: Implement glSampleCoverage.Paul Berry1-1/+1
2012-06-07i965/blorp: Refactor surface format determination.Paul Berry1-5/+1
2012-05-25i965/blorp: Set the dynamic state upper bound.Paul Berry1-1/+6
2012-05-25i965/blorp: Factor gen6_blorp_emit_batch_head into separate functions.Paul Berry1-34/+42
2012-05-25i965/blorp: Use MSDISPMODE_PERSAMPLE rendering when necessaryPaul Berry1-1/+4
2012-05-23i965/gen6+: Add support for fast depth clears.Eric Anholt1-3/+4
2012-05-23i965/gen6: Add CC viewport state setup to blorp code.Eric Anholt1-0/+26
2012-05-23i965: Drop a layer of indirection in doing HiZ resolves.Eric Anholt1-21/+0
2012-05-22i965: Completely annotate the batch bo when aub dumping.Paul Berry1-1/+1
2012-05-15i965/gen6: Initial implementation of MSAA.Paul Berry1-25/+19
2012-05-15i965/gen6+: Add code to perform blits on the render path ("blorp").Paul Berry1-17/+380
2012-05-15i965: split gen{6,7}_blorp_exec functions into manageable chunks.Paul Berry1-251/+345
2012-05-15i965: Parameterize HiZ code to prepare for adding blitting.Paul Berry1-87/+59
2012-05-10i965/hiz: Convert gen{6,7}_hiz.h to gen{6,7}_blorp.hPaul Berry1-1/+1
2012-05-10i965/hiz: Convert gen{6,7}_hiz.c to C++Paul Berry1-0/+662