summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri/i965/brw_vec4_reg_allocate.cpp
AgeCommit message (Expand)AuthorFilesLines
2013-07-09i965: Move intel_context::gen and gt fields to brw_context.Kenneth Graunke1-3/+1
2013-06-21glsl: Remove ir_print_visitor.h includes and usageEric Anholt1-1/+0
2013-05-02i965/vs: Do round-robin register allocation on gen6+ like we do in the FS.Eric Anholt1-0/+4
2013-04-11i965/vs: move VS-specific data members to vs_vec4_visitor.Paul Berry1-6/+6
2013-04-11i965/vs: split brw_vs_prog_data into generic and VS-specific parts.Paul Berry1-5/+5
2013-04-11i965/vs: split brw_vs_compile into generic and VS-specific parts.Paul Berry1-1/+1
2012-10-17i965/vs: Do the temporary allocation in emit_scratch_write().Eric Anholt1-10/+1
2012-10-17i965/vs: Simplify emit_scratch_write() prototype.Eric Anholt1-1/+1
2012-10-10i965/vs: Try again when we've successfully spilled a reg.Eric Anholt1-7/+10
2012-10-10i965/vs: Implement register spilling.Kenneth Graunke1-1/+127
2012-09-19ra: Add q_values parameter to ra_set_finalize()Tom Stellard1-1/+1
2012-05-14intel: Fix signed/unsigned comparison warnings.Eric Anholt1-3/+3
2012-01-30i965/vs: Avoid allocating registers in to the gen7 MRF hack region.Eric Anholt1-3/+3
2012-01-18mesa: Make the register allocator allocation take a ralloc context.Eric Anholt1-1/+1
2011-09-08i965/vs: When failing due to lack of spilling, don't continue on.Eric Anholt1-0/+1
2011-09-06i965/vs: Fix GPU hangs in shaders with large virtual GRFs pre-gen6.Eric Anholt1-1/+2
2011-08-30i965: Fix Android build by removing relative includesChad Versace1-1/+1
2011-08-19i965/vs: Implement proper register allocation instead of 1:1 mapping.Eric Anholt1-1/+138
2011-08-19i965/vs: Remove stale comment about compressed instructions.Eric Anholt1-1/+0
2011-08-16i965/vs: Fix the trivial register allocator's failure path.Eric Anholt1-3/+2
2011-08-16i965/vs: Slightly improve the trivial reg allocator to skip unused regs.Eric Anholt1-2/+24
2011-08-16i965: Start adding the VS visitor and codegen.Eric Anholt1-0/+77