index
:
mesa/mesa
10.0
10.1
10.2
10.3
10.4
10.5
10.6
11.0
11.1
11.2
12.0
13.0
17.0
17.1
17.2
17.3
18.0
18.1
18.2
18.3
19.0
19.1
19.2
19.3
20.0
20.1
20.2
20.3
21.0
21.1
21.2
21.3
22.0
22.1
22.2
22.3
23.0
23.1
23.2
23.3
24.0
24.1
7.10
7.11
7.8
7.8-gles
7.9
8.0
9.0
9.1
9.2
a7xx-gmem
amber
elima/radv-video-encode-caps-maxbitrate
explicit-sync
main
powervr-mesa-next-wayland
review/fragment_shader_barycentric
staging/23.2
staging/23.3
staging/24.0
staging/24.1
uav-counter-meta
vk-no-nir-android
zink-stablefix
The Mesa 3D Graphics Library (mirrored from https://gitlab.freedesktop.org/mesa/mesa)
brianp
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mesa
/
drivers
/
dri
/
i965
/
brw_fs.cpp
Age
Commit message (
Expand
)
Author
Files
Lines
2014-01-31
i965: Ignore 'centroid' interpolation qualifier in case of persample shading
Anuj Phogat
1
-1
/
+1
2014-01-31
i965: Use sample barycentric coordinates with per sample shading
Anuj Phogat
1
-3
/
+11
2013-11-28
i965: Always reserve binding table space for at least one render target.
Kenneth Graunke
1
-1
/
+4
2013-11-15
i965/fs: Try a different pre-scheduling heuristic if the first spills.
Eric Anholt
1
-6
/
+19
2013-11-15
i965/fs: Do instruction pre-scheduling just before register allocation.
Eric Anholt
1
-2
/
+2
2013-11-06
i965/fs: Gen4-5: Implement alpha test in shader for MRT
Chris Forbes
1
-0
/
+3
2013-11-06
i965/fs: Gen4-5: Setup discard masks for MRT alpha test
Chris Forbes
1
-1
/
+1
2013-11-04
i965: Add a 'has_side_effects' back-end instruction predicate.
Francisco Jerez
1
-15
/
+10
2013-11-01
i965: Add FS backend for builtin gl_SampleID
Anuj Phogat
1
-0
/
+48
2013-11-01
i965: Add FS backend for builtin gl_SamplePosition
Anuj Phogat
1
-0
/
+79
2013-11-01
i965/fs: Optimize saturating SEL.G(E) with imm val <= 0.0f.
Matt Turner
1
-0
/
+14
2013-11-01
i965/fs: Optimize saturating SEL.L(E) with imm val >= 1.0.
Matt Turner
1
-0
/
+22
2013-11-01
i965/fs: Optimize OR with identical sources into a MOV.
Matt Turner
1
-0
/
+8
2013-10-30
i965/fs: Add reads_flag() and writes_flag() to fs_inst.
Matt Turner
1
-0
/
+13
2013-10-30
i965/fs: Add is_null() method to fs_reg.
Matt Turner
1
-0
/
+8
2013-10-30
i965: Merge together opcodes for SHADER_OPCODE_GEN4_SCRATCH_READ/WRITE
Eric Anholt
1
-2
/
+2
2013-10-30
i965/fs: Fix broken register spilling debug code.
Eric Anholt
1
-7
/
+0
2013-10-29
i965/fs: Drop our dead push constants before overflowing to pull constants.
Eric Anholt
1
-2
/
+1
2013-10-29
i965/gen7: Implement code generation for untyped surface read instructions.
Francisco Jerez
1
-0
/
+1
2013-10-29
i965/gen7: Implement code generation for untyped atomic instructions.
Francisco Jerez
1
-0
/
+2
2013-10-29
glsl: Add new atomic_uint built-in GLSL type.
Francisco Jerez
1
-0
/
+2
2013-10-26
i965: Add SHADER_OPCODE_TG4_OFFSET for gather with nonconstant offsets.
Chris Forbes
1
-0
/
+1
2013-10-21
i965: Only emit interpolation setup if there are actual FS inputs.
Kenneth Graunke
1
-4
/
+6
2013-10-16
i965/fs: Handle printing HW_REGS in dump_instruction().
Matt Turner
1
-0
/
+16
2013-10-15
i965/fs: Remove bogus field prog_data->dispatch_width.
Paul Berry
1
-2
/
+0
2013-10-15
i965: Move the common binding table offset code to brw_shader.cpp.
Eric Anholt
1
-29
/
+4
2013-10-15
i965/fs: Dynamically set up the WM binding table offsets.
Eric Anholt
1
-6
/
+29
2013-10-15
i965: Make a brw_stage_prog_data for storing the SURF_INDEX information.
Eric Anholt
1
-2
/
+17
2013-10-14
i965: Don't copy prop source mods into instructions that can't take them.
Matt Turner
1
-0
/
+3
2013-10-10
i965/fs: Convert gen7 to using GRFs for texture messages.
Eric Anholt
1
-3
/
+34
2013-10-10
i965/fs: Use per-channel interference for register_coalesce_2().
Eric Anholt
1
-23
/
+10
2013-10-10
i965/fs: Use the new per-channel live ranges for dead code elimination.
Eric Anholt
1
-3
/
+14
2013-10-10
i965/fs: Invalidate live intervals when compacting; don't fix them.
Kenneth Graunke
1
-4
/
+1
2013-10-10
i965/fs: Create a helper function for invalidating live intervals.
Kenneth Graunke
1
-11
/
+10
2013-10-09
i965: keep SecHalf flag after register coalescing
Chia-I Wu
1
-0
/
+1
2013-10-07
i965: Remove the "ARF" register file.
Matt Turner
1
-6
/
+0
2013-10-07
i965: Fixup for don't dead-code eliminate instructions that write to the accu...
Matt Turner
1
-2
/
+1
2013-10-07
i965: Don't dead-code eliminate instructions that write to the accumulator.
Matt Turner
1
-1
/
+15
2013-10-07
i965: Generate code for ir_binop_carry and ir_binop_borrow.
Matt Turner
1
-0
/
+2
2013-10-03
i965: add SHADER_OPCODE_TG4
Chris Forbes
1
-0
/
+1
2013-10-02
i965: compute DDX in a subspan based only on top row
Chia-I Wu
1
-0
/
+6
2013-10-01
mesa: Fix misplaced includes of "main/uniforms.h".
Francisco Jerez
1
-1
/
+1
2013-09-16
i965/fs: When >64 input components, order them to match prev pipeline stage.
Paul Berry
1
-6
/
+43
2013-09-16
i965/fs: Simplify computation of key.input_slots_valid during precompile.
Paul Berry
1
-11
/
+1
2013-09-16
i965/fs: Stop wasting input attribute space on gl_FragCoord and gl_FrontFacing.
Paul Berry
1
-1
/
+2
2013-09-16
i965/fs: Change brw_wm_prog_data::urb_read_length to num_varying_inputs.
Paul Berry
1
-3
/
+4
2013-09-16
i965/fs: Expose "urb_setup" as part of brw_wm_prog_data.
Paul Berry
1
-5
/
+5
2013-09-13
i965: Use brw_stage_state for WM data as well.
Kenneth Graunke
1
-2
/
+2
2013-08-30
i965/fs: Detect GRF sources in split_virtual_grfs send-from-GRF code.
Kenneth Graunke
1
-1
/
+5
2013-08-27
i965/fs: Add support for translating ir_triop_fma into MAD.
Matt Turner
1
-0
/
+1
[next]