summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri/i965/brw_disasm.c
AgeCommit message (Expand)AuthorFilesLines
2013-05-06i965: Add support for emitting and disassembling bit instructions.Matt Turner1-0/+7
2013-05-06i965: Print the correct dst and shared-src types for 3-src instructions.Matt Turner1-4/+22
2013-04-24i965: Remove traces of nonexistent TAN math function.Matt Turner1-1/+1
2013-02-28i965: Add support for emitting the LRP instruction.Kenneth Graunke1-0/+1
2013-01-24i965: Add opcodes for F32TO16 and F16TO32Chad Versace1-0/+2
2013-01-24i965/disasm: Fix horizontal stride of dest registersChad Versace1-3/+6
2012-12-12i965: Fix disassembly of jump targets on Gen7.Kenneth Graunke1-4/+9
2012-12-11i965: Print the flag reg updated by conditional modifiers.Eric Anholt1-1/+15
2012-12-11i965: Add the new flag_reg_nr instruction field from IVB.Eric Anholt1-1/+1
2012-12-11i965: Correct the name and usage of the flag subregister number field.Eric Anholt1-2/+2
2012-10-17i965/vs: Add a little bit of IR-level debug ability.Eric Anholt1-5/+2
2012-09-27i965: Mark brw_disasm.c tables as static const.Eric Anholt1-56/+44
2012-03-16i965: Add disasm for gen6+ UIP/JIP on BREAK/CONT/HALT.Eric Anholt1-0/+4
2012-02-10i965: Add support for the MAD opcode on gen6+.Eric Anholt1-18/+205
2012-01-18i965: Fix disassembly of data port writes on Ivybridge.Kenneth Graunke1-1/+12
2012-01-18i965: Fix disassembly of sampler messages on Ivybridge.Kenneth Graunke1-1/+7
2012-01-06i965: Add sensible disasm for the JMPI instruction.Eric Anholt1-1/+3
2011-10-18i965: Disassemble Ivybridge Data Port/Data Cache messages.Kenneth Graunke1-0/+8
2011-10-18i965: Rename pixel_scoreboard_clear to last_render_target for clarity.Kenneth Graunke1-1/+1
2011-10-18i965: Remove duplicate copies of mlen & rlen from instruction decode.Kenneth Graunke1-13/+4
2011-10-18i965: Rename BRW_MESSAGE_TARGET_* to BRW_SFID_* and document them.Kenneth Graunke1-24/+25
2011-09-07i965: Fix disassembly for intdiv/intmod math functions.Kenneth Graunke1-2/+2
2011-08-16i965: Add gen6 disassembly for DP render cache messages.Eric Anholt1-3/+46
2011-05-13i965: Rename dp_render_target struct to gen6_dp.Kenneth Graunke1-12/+12
2010-12-23i965: Correct the dp_read message descriptor setup on g4x.Eric Anholt1-1/+1
2010-12-01i965: Dump the WHILE jump distance on gen6.Eric Anholt1-1/+2
2010-10-26i965: Add disasm for the flag register.Eric Anholt1-0/+3
2010-10-26i965: Use SENDC on the first render target write on gen6.Eric Anholt1-3/+7
2010-10-06i965: Add some clarification of the WECtrl field.Eric Anholt1-2/+2
2010-10-06i965: Fix up IF/ELSE/ENDIF for gen6.Eric Anholt1-0/+5
2010-10-04i965: In disasm, gen6 fb writes don't put msg reg # in destreg_conditionalmod.Eric Anholt1-1/+1
2010-09-28i965: disasm quarter and write enable instruction control on sandybridgeZhenyu Wang1-9/+61
2010-08-28i965: Add disasm for gen5 sampler messages.Eric Anholt1-6/+19
2010-08-20i965: Add AccWrCtl support on Sandybridge.Zhenyu Wang1-0/+7
2010-08-20i965: Mention the mlen and rlen for URB reads.Zhenyu Wang1-0/+5
2010-08-20i965: Adjust disasm of subreg numbers to be in units of the register type.Zhenyu Wang1-6/+20
2010-08-16i965: Add disasm for Compr4 instruction compression.Eric Anholt1-1/+16
2010-07-22i965: Fix the disasm output for da16 src widths.Eric Anholt1-1/+1
2010-07-21i965: Add disasm for dataport reads (register unspilling).Eric Anholt1-1/+22
2010-07-08i965: Add disasm for SEND mlen/rlen on Sandybridge.Eric Anholt1-1/+1
2010-07-08i965: Fix disasm of a SEND's mlen and rlen on Ironlake.Eric Anholt1-4/+11
2010-07-08i965: Add decode for Sandybridge DP write messages.Zhenyu Wang1-9/+21
2010-05-14i965: Parse the ff_sync URB send opcode on Ironlake disasm.Eric Anholt1-1/+15
2010-05-14i965: Dump out the correct shared function for SEND on Ironlake.Eric Anholt1-3/+11
2010-03-22i965: Add disasm for SNB MATH opcode.Eric Anholt1-1/+6
2010-03-10i965: Use the PLN instruction when possible in interpolation.Eric Anholt1-0/+1
2010-03-10i965: Print the offset for IFF in disasmEric Anholt1-1/+1
2010-03-09i965: Print the offsets for WHILE and BREAK in disasm.Eric Anholt1-2/+2
2009-12-31Merge branch 'mesa_7_7_branch'Brian Paul1-0/+1
2009-12-26i965: Fix setup of immediate types for gen4 disasm.Eric Anholt1-1/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-05-01 10:05:18 +0000