summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri/i965/brw_defines.h
AgeCommit message (Expand)AuthorFilesLines
2020-10-01intel/gen9: Enable MSC RAW Hazard AvoidanceAnuj Phogat1-0/+1
2019-09-23Revert "intel/gen11+: Enable Hardware filtering of Semi-Pipelined State in WM"Kenneth Graunke1-4/+0
2019-09-11intel/gen11+: Enable Hardware filtering of Semi-Pipelined State in WMAnuj Phogat1-0/+4
2019-08-12i965/gen11: Emit SLICE_HASH_TABLE when pipes are unbalanced.Rafael Antognolli1-0/+4
2019-08-12i965/gen9: Optimize slice and subslice load balancing behavior.Francisco Jerez1-0/+5
2019-08-07intel/perf: move get_query_data into gen_perfMark Janes1-12/+0
2019-08-07intel/perf: move perf-related constants to common locationMark Janes1-14/+0
2019-07-08i965: disable repacking for compression for applicable genDongwon Kim1-0/+1
2019-06-28Revert "i965/icl: Add WA_2204188704 to disable pixel shader panic dispatch"Anuj Phogat1-4/+0
2019-04-18i965: implement WaEnableStateCacheRedirectToCSLionel Landwerlin1-0/+1
2019-03-19i965/icl: Add WA_2204188704 to disable pixel shader panic dispatchAnuj Phogat1-0/+4
2019-01-29intel/defines: Explicitly cast to uint32_t in SET_FIELD and SET_BITSJason Ekstrand1-1/+1
2018-12-14i965/gen10+: Enable object level preemption.Rafael Antognolli1-0/+5
2018-11-26i965/icl: Set use full ways in L3CNTLREGAnuj Phogat1-0/+1
2018-11-01i965/icl: Set Error Detection Behavior Control Bit in L3CNTLREGAnuj Phogat1-0/+1
2018-09-21i965/icl: Set Enabled Texel Offset Precision Fix bitAnuj Phogat1-0/+4
2018-08-21i965/icl: Allow headerless sampler messages for pre-emptable contextsAnuj Phogat1-0/+4
2018-04-23i965: perf: snapshot RPSTAT registerLionel Landwerlin1-0/+12
2018-01-09intel: Apply Geminilake "Barrier Mode" workaround.Kenneth Graunke1-0/+5
2017-12-04i965: Move PIPE_CONTROL defines and prototypes to brw_pipe_control.h.Kenneth Graunke1-43/+0
2017-11-17i965: Remove DWord length from MI_FLUSH_DW definitionAnuj Phogat1-1/+1
2017-11-03i965/gen10: Implement Wa3DStateModeAnuj Phogat1-0/+2
2017-11-03i965/gen10: Enable float blend optimizationAnuj Phogat1-0/+3
2017-11-03i965/gen10: Implement WaSampleOffsetIZ workaroundAnuj Phogat1-0/+1
2017-08-02i965: Set "Subslice Hashing Mode" to 16x16 on Apollolake.Kenneth Graunke1-0/+7
2017-07-13i965: Switch to absolute addressing for constant buffer 0.Kenneth Graunke1-0/+6
2017-06-27i965: Add Gen8+ INTEL_performance_query supportRobert Bragg1-0/+1
2017-05-30i965: Set the "Float Blend Optimization Enable" bit on Gen9+.Kenneth Graunke1-0/+1
2017-05-26i965: Move clip program compilation to the compilerJason Ekstrand1-7/+0
2017-05-26i965: Move SF compilation to the compilerJason Ekstrand1-2/+0
2017-05-03i965: Move MOCS macros to brw_context.h.Rafael Antognolli1-42/+0
2017-03-27i965: Delete tile resource mode codeAnuj Phogat1-9/+0
2017-03-13intel: fix compiler buildIago Toral Quiroga1-8/+0
2017-03-13i965: split EU defines to brw_eu_defines.hEmil Velikov1-1188/+0
2017-03-13i965: move brw_define.h ifndef guard to the topEmil Velikov1-3/+3
2017-03-13i965: remove unused macros from brw_defines.hEmil Velikov1-19/+1
2017-03-06i965: Delete vestiges of resource streamer code.Kenneth Graunke1-52/+0
2017-03-02i965: Replace BRW_SURFACEFORMAT_* with ISL_FORMAT_*.Kenneth Graunke1-247/+0
2017-03-01i965: Reduce cross-pollination between the DRI driver and compilerJason Ekstrand1-0/+2
2017-03-01i965: Get rid of BRW_PRIM_OFFSETJason Ekstrand1-8/+0
2017-01-03i965/vec4: Rename DF to/from F generator opcodesIago Toral Quiroga1-2/+2
2017-01-03i965/vec4: add VEC4_OPCODE_SET_{LOW,HIGH}_32BIT opcodesIago Toral Quiroga1-0/+2
2017-01-03i965/vec4: add VEC4_OPCODE_PICK_{LOW,HIGH}_32BIT opcodesIago Toral Quiroga1-0/+2
2017-01-03i965/vec4: add double/float conversion pseudo-opcodesIago Toral Quiroga1-0/+2
2016-12-14i965/fs: Remove the FS_OPCODE_SET_SIMD4X2_OFFSET virtual opcode.Francisco Jerez1-1/+0
2016-12-14i965: Factor out oword block read and write message control calculation.Francisco Jerez1-0/+6
2016-12-12treewide: s/comparitor/comparator/Ilia Mirkin1-1/+1
2016-12-07i965: enable INTEL_conservative_rasterization on Gen9+Lionel Landwerlin1-0/+1
2016-11-29i965/fs: Refactor handling of constant tg4 offsetsJason Ekstrand1-1/+1
2016-11-23i965: Use 3DSTATE_CLIP's User Clip Distance Enable bitmask on Gen8+.Kenneth Graunke1-0/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-06-07 18:00:45 +0000