index
:
mesa/mesa
10.0
10.1
10.2
10.3
10.4
10.5
10.6
11.0
11.1
11.2
12.0
13.0
17.0
17.1
17.2
17.3
18.0
18.1
18.2
18.3
19.0
19.1
19.2
19.3
20.0
20.1
20.2
20.3
21.0
21.1
21.2
21.3
22.0
22.1
22.2
22.3
23.0
23.1
23.2
23.3
24.0
24.1
7.10
7.11
7.8
7.8-gles
7.9
8.0
9.0
9.1
9.2
a7xx-gmem
amber
elima/radv-video-encode-caps-maxbitrate
explicit-sync
main
powervr-mesa-next-wayland
review/fragment_shader_barycentric
staging/23.2
staging/23.3
staging/24.0
staging/24.1
uav-counter-meta
vk-no-nir-android
zink-stablefix
The Mesa 3D Graphics Library (mirrored from https://gitlab.freedesktop.org/mesa/mesa)
brianp
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mesa
/
drivers
/
dri
/
i965
/
brw_defines.h
Age
Commit message (
Expand
)
Author
Files
Lines
2018-04-23
i965: perf: snapshot RPSTAT register
Lionel Landwerlin
1
-0
/
+12
2018-01-09
intel: Apply Geminilake "Barrier Mode" workaround.
Kenneth Graunke
1
-0
/
+5
2017-12-04
i965: Move PIPE_CONTROL defines and prototypes to brw_pipe_control.h.
Kenneth Graunke
1
-43
/
+0
2017-11-17
i965: Remove DWord length from MI_FLUSH_DW definition
Anuj Phogat
1
-1
/
+1
2017-11-03
i965/gen10: Implement Wa3DStateMode
Anuj Phogat
1
-0
/
+2
2017-11-03
i965/gen10: Enable float blend optimization
Anuj Phogat
1
-0
/
+3
2017-11-03
i965/gen10: Implement WaSampleOffsetIZ workaround
Anuj Phogat
1
-0
/
+1
2017-08-02
i965: Set "Subslice Hashing Mode" to 16x16 on Apollolake.
Kenneth Graunke
1
-0
/
+7
2017-07-13
i965: Switch to absolute addressing for constant buffer 0.
Kenneth Graunke
1
-0
/
+6
2017-06-27
i965: Add Gen8+ INTEL_performance_query support
Robert Bragg
1
-0
/
+1
2017-05-30
i965: Set the "Float Blend Optimization Enable" bit on Gen9+.
Kenneth Graunke
1
-0
/
+1
2017-05-26
i965: Move clip program compilation to the compiler
Jason Ekstrand
1
-7
/
+0
2017-05-26
i965: Move SF compilation to the compiler
Jason Ekstrand
1
-2
/
+0
2017-05-03
i965: Move MOCS macros to brw_context.h.
Rafael Antognolli
1
-42
/
+0
2017-03-27
i965: Delete tile resource mode code
Anuj Phogat
1
-9
/
+0
2017-03-13
intel: fix compiler build
Iago Toral Quiroga
1
-8
/
+0
2017-03-13
i965: split EU defines to brw_eu_defines.h
Emil Velikov
1
-1188
/
+0
2017-03-13
i965: move brw_define.h ifndef guard to the top
Emil Velikov
1
-3
/
+3
2017-03-13
i965: remove unused macros from brw_defines.h
Emil Velikov
1
-19
/
+1
2017-03-06
i965: Delete vestiges of resource streamer code.
Kenneth Graunke
1
-52
/
+0
2017-03-02
i965: Replace BRW_SURFACEFORMAT_* with ISL_FORMAT_*.
Kenneth Graunke
1
-247
/
+0
2017-03-01
i965: Reduce cross-pollination between the DRI driver and compiler
Jason Ekstrand
1
-0
/
+2
2017-03-01
i965: Get rid of BRW_PRIM_OFFSET
Jason Ekstrand
1
-8
/
+0
2017-01-03
i965/vec4: Rename DF to/from F generator opcodes
Iago Toral Quiroga
1
-2
/
+2
2017-01-03
i965/vec4: add VEC4_OPCODE_SET_{LOW,HIGH}_32BIT opcodes
Iago Toral Quiroga
1
-0
/
+2
2017-01-03
i965/vec4: add VEC4_OPCODE_PICK_{LOW,HIGH}_32BIT opcodes
Iago Toral Quiroga
1
-0
/
+2
2017-01-03
i965/vec4: add double/float conversion pseudo-opcodes
Iago Toral Quiroga
1
-0
/
+2
2016-12-14
i965/fs: Remove the FS_OPCODE_SET_SIMD4X2_OFFSET virtual opcode.
Francisco Jerez
1
-1
/
+0
2016-12-14
i965: Factor out oword block read and write message control calculation.
Francisco Jerez
1
-0
/
+6
2016-12-12
treewide: s/comparitor/comparator/
Ilia Mirkin
1
-1
/
+1
2016-12-07
i965: enable INTEL_conservative_rasterization on Gen9+
Lionel Landwerlin
1
-0
/
+1
2016-11-29
i965/fs: Refactor handling of constant tg4 offsets
Jason Ekstrand
1
-1
/
+1
2016-11-23
i965: Use 3DSTATE_CLIP's User Clip Distance Enable bitmask on Gen8+.
Kenneth Graunke
1
-0
/
+1
2016-09-14
i965/ir: Update several stale comments.
Francisco Jerez
1
-1
/
+1
2016-08-25
i965/fs: Define logical framebuffer read opcode and lower it to physical reads.
Francisco Jerez
1
-0
/
+1
2016-08-25
i965/fs: Define framebuffer read virtual opcode.
Francisco Jerez
1
-0
/
+3
2016-08-25
i965/eu: Add codegen support for the Gen9+ render target read message.
Francisco Jerez
1
-0
/
+4
2016-08-25
i965: Fix undefined signed overflow in INTEL_MASK for bitfields of 31 bits.
Francisco Jerez
1
-1
/
+1
2016-08-19
i965: Roll intel_reg.h into brw_defines.h
Jason Ekstrand
1
-0
/
+273
2016-07-20
i965: Delete the FS_OPCODE_INTERPOLATE_AT_CENTROID virtual opcode.
Kenneth Graunke
1
-1
/
+0
2016-07-15
i965: Rename brw_wm_barycentric_interp_mode to brw_barycentric_mode.
Kenneth Graunke
1
-12
/
+12
2016-07-14
i965: enable the emission of the DIM instruction
Samuel Iglesias Gonsálvez
1
-1
/
+1
2016-07-06
i965/docs: update Intel Linux Graphics URLs
Eric Engestrom
1
-1
/
+1
2016-06-01
i965: Support new local ID push constant & cross-thread constants
Jordan Justen
1
-0
/
+3
2016-05-29
i965/fs: Implement opt_sampler_eot() in terms of logical sends.
Francisco Jerez
1
-0
/
+1
2016-05-27
i965/ir: Make BROADCAST emit an unmasked single-channel move.
Francisco Jerez
1
-0
/
+6
2016-05-27
i965/fs: Remove FS_OPCODE_PACK_STENCIL_REF virtual instruction.
Francisco Jerez
1
-1
/
+0
2016-05-27
i965/fs: Remove extract virtual opcodes.
Francisco Jerez
1
-12
/
+0
2016-05-27
i965/fs: Handle SAMPLEINFO consistently like other texturing instructions.
Francisco Jerez
1
-0
/
+1
2016-05-27
i965/fs: Rename Gen4 physical varying pull constant load opcode.
Francisco Jerez
1
-1
/
+1
[next]