index
:
mesa/mesa
10.0
10.1
10.2
10.3
10.4
10.5
10.6
11.0
11.1
11.2
12.0
13.0
17.0
17.1
17.2
17.3
18.0
18.1
18.2
18.3
19.0
19.1
19.2
19.3
20.0
20.1
20.2
20.3
21.0
21.1
21.2
21.3
22.0
22.1
22.2
22.3
23.0
23.1
23.2
23.3
24.0
24.1
7.10
7.11
7.8
7.8-gles
7.9
8.0
9.0
9.1
9.2
a7xx-gmem
amber
elima/radv-video-encode-caps-maxbitrate
explicit-sync
main
powervr-mesa-next-wayland
review/fragment_shader_barycentric
staging/23.2
staging/23.3
staging/24.0
staging/24.1
uav-counter-meta
vk-no-nir-android
zink-stablefix
The Mesa 3D Graphics Library (mirrored from https://gitlab.freedesktop.org/mesa/mesa)
brianp
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
intel
Age
Commit message (
Expand
)
Author
Files
Lines
2020-03-03
intel/gen12+: Disable mid thread preemption.
Rafael Antognolli
2
-0
/
+13
2020-03-03
intel/isl: Implement D16_UNORM workarounds.
Rafael Antognolli
4
-2
/
+75
2020-03-03
anv: multiply the scratch space by 4 on gen9-10 like iris and i965
Paulo Zanoni
1
-2
/
+16
2020-03-03
intel/device: bdw_gt1 actually has 6 eus per subslice
Paulo Zanoni
1
-1
/
+1
2020-03-03
intel: fix the gen 12 compute shader scratch IDs
Paulo Zanoni
1
-3
/
+8
2020-03-03
intel: fix the gen 11 compute shader scratch IDs
Paulo Zanoni
1
-1
/
+6
2020-03-02
anv: Wait for the GPU to be idle before invalidating the aux table.
Rafael Antognolli
1
-0
/
+10
2020-03-02
anv: Do end-of-pipe sync around MCS/CCS ops instead of CS stall
Jason Ekstrand
2
-8
/
+8
2020-03-02
anv: Use a proper end-of-pipe sync instead of just CS stall
Jason Ekstrand
2
-15
/
+118
2020-03-02
anv: Use the PIPE_CONTROL instead of bits for the CS stall W/A
Jason Ekstrand
1
-3
/
+7
2020-03-02
intel/tools/dump_gpu: fix getparam values
Lionel Landwerlin
1
-1
/
+8
2020-02-28
intel/compiler: Restrict cs_threads to 64
Jordan Justen
1
-1
/
+3
2020-02-27
anv: Remove unused field `urb.total_size`
Caio Marcelo de Oliveira Filho
4
-10
/
+5
2020-02-27
anv: Remove unused field xfb_used from anv_pipeline
Caio Marcelo de Oliveira Filho
2
-5
/
+1
2020-02-26
nir: Drop nir_tex_instr::texture_array_size
Jason Ekstrand
2
-6
/
+0
2020-02-25
intel/tools: Do not print type/qualifiers/name for c_literal
Matt Turner
1
-1
/
+1
2020-02-25
intel/tools: Allow i965_disasm to disassemble c_literal input type
Sagar Ghuge
1
-36
/
+103
2020-02-25
intel/tools: Print c_literals 4 byte wide
Sagar Ghuge
1
-4
/
+12
2020-02-25
intel/tools: Add test for state register as source
Sagar Ghuge
2
-0
/
+2
2020-02-25
intel/tools: Add test for address register as source
Sagar Ghuge
2
-0
/
+2
2020-02-25
intel/tools: Set correct address register file and number in i965_asm
Sagar Ghuge
1
-1
/
+3
2020-02-25
intel/tools: Handle STATE_REG in typed source operand
Sagar Ghuge
1
-2
/
+4
2020-02-25
intel/tools: Handle illegal instruction
Sagar Ghuge
1
-0
/
+10
2020-02-25
anv: Always enable the data cache
Jason Ekstrand
3
-10
/
+1
2020-02-25
intel/aub_dump: stub the waits when overriding the device
Lionel Landwerlin
1
-0
/
+19
2020-02-25
intel/tools/aub_dump: fix crash when using the default legacy context
Lionel Landwerlin
1
-4
/
+5
2020-02-25
intel/tools/aub_dump: move aub file initialization to maybe_init()
Lionel Landwerlin
1
-38
/
+33
2020-02-25
intel/isl: Add isl_aux_info.c to Makefile.sources
Jason Ekstrand
1
-0
/
+1
2020-02-25
intel/blorp: Implement GEN:BUG:1605967699.
Rafael Antognolli
1
-8
/
+44
2020-02-24
nir, intel: Move use_scoped_memory_barrier to nir_options
Caio Marcelo de Oliveira Filho
2
-2
/
+2
2020-02-24
nir: Move intel's intrinsic_image_coordinate_components() to core nir.
Eric Anholt
1
-22
/
+1
2020-02-24
isl: Add a module which manages aux resolves
Nanley Chery
4
-0
/
+702
2020-02-21
anv: Add pipe_state_for_stage() helper
Caio Marcelo de Oliveira Filho
1
-13
/
+24
2020-02-21
anv: Use intel_debug_flag_for_shader_stage()
Caio Marcelo de Oliveira Filho
1
-10
/
+1
2020-02-19
intel/fs: Correctly handle multiply of fsign with a source modifier
Ian Romanick
1
-0
/
+10
2020-02-19
anv: Drop anv_image.c:get_surface()
Chad Versace
1
-10
/
+6
2020-02-19
intel/compiler: Do not qsort zero sized array
Danylo Piliaiev
1
-2
/
+4
2020-02-19
brw_fs: Avoid zero size vla
Danylo Piliaiev
1
-1
/
+1
2020-02-19
brw_nir: Cast bitshift to unsigned
Danylo Piliaiev
1
-1
/
+1
2020-02-18
intel/gen12: Take into account opcode when decoding SWSB
Caio Marcelo de Oliveira Filho
2
-3
/
+7
2020-02-18
anv: Advertise VK_KHR_shader_non_semantic_info
Caio Marcelo de Oliveira Filho
1
-0
/
+1
2020-02-14
intel/fs/gen7+: Implement discard/demote for SIMD32 programs.
Francisco Jerez
2
-8
/
+14
2020-02-14
intel/fs: Return consistent UW types from sample_mask_reg() in fragment shaders.
Francisco Jerez
1
-3
/
+2
2020-02-14
intel/fs: Refactor predication on sample mask into helper function.
Francisco Jerez
1
-34
/
+44
2020-02-14
intel/fs/gen7+: Swap sample mask flag register and FIND_LIVE_CHANNEL temporary.
Francisco Jerez
4
-13
/
+18
2020-02-14
intel/fs: Use helper for discard sample mask flag subregister number.
Francisco Jerez
4
-5
/
+16
2020-02-14
intel/fs: Make sample_mask_reg() local to brw_fs.cpp and use it in more places.
Francisco Jerez
2
-24
/
+28
2020-02-14
intel/fs/gen11: Work around dual-source blending hangs in combination with SI...
Francisco Jerez
1
-0
/
+12
2020-02-14
intel/fs: Set src0 alpha present bit in header when provided in message payload.
Francisco Jerez
3
-15
/
+6
2020-02-14
intel/fs/gen12: Workaround data coherency issues due to broken NoMask control...
Francisco Jerez
1
-34
/
+100
[next]