summaryrefslogtreecommitdiff
path: root/src/gallium
AgeCommit message (Expand)AuthorFilesLines
2018-06-05v3d: Be more explicit about include directory from our generated code.Eric Anholt2-1/+4
2018-06-05autotools: add missing android file to packageEric Engestrom1-0/+1
2018-06-05virgl: use bits in caps set v2gurchetansingh@chromium.org2-0/+6
2018-06-05virgl: add shader offset alignment to to v2 caps structgurchetansingh@chromium.org3-1/+4
2018-06-04trace: Fix parsing of recent traces.Jose Fonseca1-5/+26
2018-06-04trace: Fix trace_context_transfer_unmap methods.Jose Fonseca1-18/+42
2018-06-01virgl: Always assume that ORIGIN_UPPER_LEFT and PIXEL_CENTER* are supportedGert Wollny1-1/+2
2018-06-01radeonsi: Fix crash on shaders using MSAA image load/storeAlex Smith1-1/+7
2018-05-30v3d: Fix automake linking error.Vinson Lee1-1/+3
2018-05-30virgl: Update virgl_hw.hJakob Bornecrantz1-0/+1
2018-05-30virgl: add ARB_transform_feedback_overflow_query supportDave Airlie2-2/+4
2018-05-30virgl: add polygon offset clampDave Airlie1-1/+2
2018-05-30virgl: add derivative control supportDave Airlie1-1/+2
2018-05-30virgl: add ARB_conditional_render_inverted supportDave Airlie1-1/+2
2018-05-30virgl: update caps bitset to latest version.Dave Airlie1-0/+5
2018-05-30nv30: add a couple of missed shader capsIlia Mirkin1-0/+2
2018-05-30nv30: ensure that displayable formats are marked accordinglyIlia Mirkin1-4/+6
2018-05-29gallium: add PIPE_CAP_GLSL_FEATURE_LEVEL_COMPATIBILITYMarek Olšák18-0/+37
2018-05-30drisw: use getImageShm() if availableMarc-André Lureau1-1/+22
2018-05-30drisw: learn to query shmid handle typeMarc-André Lureau4-3/+12
2018-05-30drisw: use shared memory when possibleMarc-André Lureau1-12/+60
2018-05-30drisw: use putImageShm if availableMarc-André Lureau2-8/+32
2018-05-30gallium/winsys: rename DRM_API_HANDLE_* to WINSYS_HANDLE_*Dave Airlie28-108/+108
2018-05-30gallium: move winsys handle to it's own file.Marc-André Lureau2-47/+59
2018-05-29clover: Cleanup compat code for llvm < 3.9Jan Vesely3-121/+20
2018-05-29clover: Fix build after llvm r332881.Jan Vesely2-2/+12
2018-05-29tegra: Treat resources with modifiers as scanoutThierry Reding1-1/+12
2018-05-29tegra: Fix scanout resources without modifiersThierry Reding1-1/+18
2018-05-29tegra: Remove usage of non-stable UAPIThierry Reding1-66/+3
2018-05-29nv50/ir: Extend ImmediateValue::applyLog2 to 64-bit integersPierre Moreau1-1/+10
2018-05-29util/u_math: Implement a logbase2 function for unsigned longPierre Moreau1-0/+55
2018-05-28gm107/ir: prevent WaW hazards in instruction schedulingRhys Perry1-54/+57
2018-05-28r600: Fix SSG when not all components are writtenGert Wollny1-4/+10
2018-05-28r600: Correct IDIV if DST and SRC use the same temporaryGert Wollny1-3/+49
2018-05-25radeonsi: remove unused variable addr_vecMarek Olšák1-1/+1
2018-05-25radeonsi: fix passing gl_ClipVertex for GS and tessMarek Olšák3-4/+8
2018-05-25radeonsi: fix color inputs/outputs for GS and tessMarek Olšák3-20/+34
2018-05-25radeonsi: fix incorrect parentheses around VS-PS varying eliminationMarek Olšák1-2/+2
2018-05-25swr/rast: Adjusted avx512 primitive assembly for msvc codegenAlok Hota1-49/+90
2018-05-25swr/rast: Moved memory init out of core swr initAlok Hota7-7/+86
2018-05-25swr/rast: Removed superfluous JitManager argument from passesAlok Hota6-14/+13
2018-05-25swr/rast: Renamed MetaData callsAlok Hota2-87/+87
2018-05-25swr/rast: Use metadata to communicate between passesAlok Hota1-0/+28
2018-05-25swr/rast: Check gCoreBuckets/CORE_BUCKETS equal length at compile timeAlok Hota1-0/+1
2018-05-25swr/rast: Added in-place building to SCATTERPSAlok Hota1-9/+20
2018-05-24radeonsi: set DB_EQAA.MAX_ANCHOR_SAMPLES correctlyMarek Olšák1-4/+12
2018-05-24radeonsi: round ps_iter_samples in set_min_samplesMarek Olšák2-3/+5
2018-05-24radeonsi: remove redundant ps_iter_samples clampMarek Olšák1-1/+0
2018-05-24radeonsi: disable primitive binning for all blitter opsMarek Olšák3-2/+12
2018-05-23tgsi/scan: add hw atomic to the list of memory accessing filesDave Airlie1-1/+2
generated by cgit v1.2.3 (git 2.39.1) at 2024-09-21 19:21:45 +0000