summaryrefslogtreecommitdiff
path: root/src/gallium/drivers
AgeCommit message (Expand)AuthorFilesLines
2018-06-14gallium: add support for programmable sample locationsRhys Perry16-0/+16
2018-06-14v3d: Fix polygon offset for Z16 buffers.Eric Anholt3-2/+14
2018-06-14v3d: Don't set the first_ez_state to DISABLED if after only UNDECIDED draws.Eric Anholt1-1/+2
2018-06-14v3d: Use the right size for v3d 4.x TEXTURE_SHADER_STATE BO.Eric Anholt1-2/+2
2018-06-14v3d: Add static asserts for other packed packet sizes.Eric Anholt2-0/+7
2018-06-14v3d: Fix the size of the packed attribute state.Eric Anholt1-1/+1
2018-06-14v3d: Remove some unused context fields from vc4.Eric Anholt1-11/+0
2018-06-14v3d: Remove unused QUNIFORM_STENCIL left over from vc4.Eric Anholt1-9/+0
2018-06-14v3d: Use our #define for max attributes in shader caps.Eric Anholt1-1/+1
2018-06-13radeonsi/gfx9: fix si_get_buffer_from_descriptors for 48-bit pointersMarek Olšák1-2/+2
2018-06-13radeonsi/gfx9: update & clean up a DPBB heuristicMarek Olšák1-9/+5
2018-06-13radeonsi/gfx9: set POPS_DRAIN_PS_ON_OVERLAP due to a hw bugMarek Olšák1-2/+4
2018-06-13radeonsi/gfx9: remove UINT_MAX array terminators in bin size tablesMarek Olšák1-19/+1
2018-06-13radeonsi/gfx9: update bin sizesMarek Olšák1-35/+38
2018-06-13radeonsi/gfx9: update primitive binning code for EQAAMarek Olšák1-4/+9
2018-06-13radeonsi: assume that rasterizer state is non-NULL in draw_vboMarek Olšák4-75/+61
2018-06-13radeonsi: micro-optimize prim checking and fix guardband with lines+adjacencyMarek Olšák4-13/+23
2018-06-13radeonsi: move the guardband registers into a separate state atomMarek Olšák5-19/+35
2018-06-13radeonsi/gfx9: implement the scissor bug workaround without performance dropMarek Olšák2-29/+81
2018-06-13radeonsi: don't set VGT_LS_HS_CONFIG if it doesn't changeMarek Olšák3-6/+12
2018-06-13radeonsi: move VGT_GS_OUT_PRIM_TYPE into si_shader_gsMarek Olšák4-33/+26
2018-06-13radeonsi: record CLIPVERTEX output usage properly for compatibility profilesMarek Olšák1-1/+0
2018-06-13radeonsi: fix FBFETCH with 2D MSAA arraysMarek Olšák1-1/+2
2018-06-13radeonsi: return real memory usage instead of per-process usageMarek Olšák1-2/+2
2018-06-14virgl: add ARB_tessellation_shader support. (v2)Dave Airlie6-4/+107
2018-06-11freedreno/ir3: use pipe_image_view's cppRob Clark1-1/+6
2018-06-11freedreno/ir3: fix image dimensions offsetRob Clark1-1/+1
2018-06-11freedreno/a5xx: correct image/ssbo offsetRob Clark1-1/+1
2018-06-11freedreno/ir3: use saml always if we have lodRob Clark1-1/+1
2018-06-11freedreno/ir3: don't cp absneg into meta:fiRob Clark1-0/+4
2018-06-11freedreno/ir3: rework size/type conversion instructionsRob Clark1-10/+156
2018-06-11freedreno/ir3: propagate HALF flag across fanoutRob Clark1-1/+4
2018-06-11freedreno/a5xx: add sample-id/sample-mask-inRob Clark1-3/+12
2018-06-11freedreno/ir3: add sample-id/sample-mask-inRob Clark1-0/+21
2018-06-11freedreno: update generated headersRob Clark8-87/+213
2018-06-11freedreno/ir3: image atomics use image-store pathRob Clark1-0/+8
2018-06-11virgl: enable ARB_gpu_shader_fp64Dave Airlie1-1/+2
2018-06-07radeonsi: emit_dpbb_state packets optimizationSonny Jiang2-21/+26
2018-06-07radeonsi: emit_clip_state packets optimizationSonny Jiang2-3/+7
2018-06-07radeonsi: emit_msaa_sample_locs packets optimizationSonny Jiang2-2/+6
2018-06-07radeonsi: emit_msaa_config packets optimizationSonny Jiang2-28/+28
2018-06-07radeonsi: emit_cb_render_state packets optimizationSonny Jiang3-9/+48
2018-06-07radeonsi: emit_db_render_state packets optimizationSonny Jiang5-29/+95
2018-06-08radeonsi: fix possible truncation on renderer stringTimothy Arceri1-1/+1
2018-06-06v3d: Work around GFXH-1461/GFXH-1689 by using CLEAR_TILE_BUFFERS.Eric Anholt1-10/+17
2018-06-05r300g/swtcl: make pipe_context uploaders use malloc'd memory as beforeMarek Olšák1-3/+6
2018-06-05v3d: Be more explicit about include directory from our generated code.Eric Anholt2-1/+4
2018-06-05virgl: use bits in caps set v2gurchetansingh@chromium.org2-0/+6
2018-06-05virgl: add shader offset alignment to to v2 caps structgurchetansingh@chromium.org3-1/+4
2018-06-01virgl: Always assume that ORIGIN_UPPER_LEFT and PIXEL_CENTER* are supportedGert Wollny1-1/+2