summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri/i965/gen7_blorp.cpp
diff options
context:
space:
mode:
authorTopi Pohjolainen <topi.pohjolainen@intel.com>2015-03-01 22:38:59 +0200
committerTopi Pohjolainen <topi.pohjolainen@intel.com>2016-04-21 08:36:53 +0300
commit395abb9c3b8b7b1a3e757e6dfee5b23cf9cf5753 (patch)
treee2b221c4a6bdc297c88e5f925dd190ea71677822 /src/mesa/drivers/dri/i965/gen7_blorp.cpp
parentede09e672ae277aa78def69fe016a4be454b28ed (diff)
i965/blorp/gen7: Expose state setup applicable to gen8
Signed-off-by: Topi Pohjolainen <topi.pohjolainen@intel.com> Reviewed-by: Kenneth Graunke <kenneth@whitecape.org>
Diffstat (limited to 'src/mesa/drivers/dri/i965/gen7_blorp.cpp')
-rw-r--r--src/mesa/drivers/dri/i965/gen7_blorp.cpp22
1 files changed, 11 insertions, 11 deletions
diff --git a/src/mesa/drivers/dri/i965/gen7_blorp.cpp b/src/mesa/drivers/dri/i965/gen7_blorp.cpp
index 5d66232e4e4..630128cdc8d 100644
--- a/src/mesa/drivers/dri/i965/gen7_blorp.cpp
+++ b/src/mesa/drivers/dri/i965/gen7_blorp.cpp
@@ -44,7 +44,7 @@
* programmed in order for the programming of this state to be
* valid.
*/
-static void
+void
gen7_blorp_emit_urb_config(struct brw_context *brw)
{
/* URB allocations must be done in 8k chunks. */
@@ -83,7 +83,7 @@ gen7_blorp_emit_urb_config(struct brw_context *brw)
/* 3DSTATE_BLEND_STATE_POINTERS */
-static void
+void
gen7_blorp_emit_blend_state_pointer(struct brw_context *brw,
uint32_t cc_blend_state_offset)
{
@@ -95,7 +95,7 @@ gen7_blorp_emit_blend_state_pointer(struct brw_context *brw,
/* 3DSTATE_CC_STATE_POINTERS */
-static void
+void
gen7_blorp_emit_cc_state_pointer(struct brw_context *brw,
uint32_t cc_state_offset)
{
@@ -105,7 +105,7 @@ gen7_blorp_emit_cc_state_pointer(struct brw_context *brw,
ADVANCE_BATCH();
}
-static void
+void
gen7_blorp_emit_cc_viewport(struct brw_context *brw)
{
struct brw_cc_viewport *ccv;
@@ -291,7 +291,7 @@ gen7_blorp_emit_hs_disable(struct brw_context *brw)
*
* Disable the tesselation engine.
*/
-static void
+void
gen7_blorp_emit_te_disable(struct brw_context *brw)
{
BEGIN_BATCH(4);
@@ -545,7 +545,7 @@ gen7_blorp_emit_ps_config(struct brw_context *brw,
}
-static void
+void
gen7_blorp_emit_binding_table_pointers_ps(struct brw_context *brw,
uint32_t wm_bind_bo_offset)
{
@@ -556,7 +556,7 @@ gen7_blorp_emit_binding_table_pointers_ps(struct brw_context *brw,
}
-static void
+void
gen7_blorp_emit_sampler_state_pointers_ps(struct brw_context *brw,
uint32_t sampler_offset)
{
@@ -567,7 +567,7 @@ gen7_blorp_emit_sampler_state_pointers_ps(struct brw_context *brw,
}
-static void
+void
gen7_blorp_emit_constant_ps(struct brw_context *brw,
uint32_t wm_push_const_offset)
{
@@ -594,7 +594,7 @@ gen7_blorp_emit_constant_ps(struct brw_context *brw,
ADVANCE_BATCH();
}
-static void
+void
gen7_blorp_emit_constant_ps_disable(struct brw_context *brw)
{
BEGIN_BATCH(7);
@@ -743,7 +743,7 @@ gen7_blorp_emit_depth_disable(struct brw_context *brw)
* with the other Depth/Stencil state commands(i.e. 3DSTATE_DEPTH_BUFFER,
* 3DSTATE_STENCIL_BUFFER, or 3DSTATE_HIER_DEPTH_BUFFER).
*/
-static void
+void
gen7_blorp_emit_clear_params(struct brw_context *brw,
const brw_blorp_params *params)
{
@@ -756,7 +756,7 @@ gen7_blorp_emit_clear_params(struct brw_context *brw,
/* 3DPRIMITIVE */
-static void
+void
gen7_blorp_emit_primitive(struct brw_context *brw,
const brw_blorp_params *params)
{