summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri/i915/intel_context.c
diff options
context:
space:
mode:
authorEric Anholt <eric@anholt.net>2008-02-13 10:34:20 -0800
committerEric Anholt <eric@anholt.net>2008-02-13 10:38:05 -0800
commit822b2481ffc0d3e2ca9d24e9443634af2760777c (patch)
treef0ebda395782a8b44ffc8cb9d5527e59e4d16968 /src/mesa/drivers/dri/i915/intel_context.c
parentee781a41af95a317f4f37182e0d614e917e0737d (diff)
[intel] Fix 965 rendering with non-TTM by merging intel_ioctl between 915/965.
The 965 path wasn't setting pClipRects for batch submission since it didn't want kernel cliprect handling before. The 915 path also grew the INTEL_NO_HW=1 option for testing just driver overhead.
Diffstat (limited to 'src/mesa/drivers/dri/i915/intel_context.c')
-rw-r--r--src/mesa/drivers/dri/i915/intel_context.c5
1 files changed, 5 insertions, 0 deletions
diff --git a/src/mesa/drivers/dri/i915/intel_context.c b/src/mesa/drivers/dri/i915/intel_context.c
index 21da8af0404..b2d9c9c5918 100644
--- a/src/mesa/drivers/dri/i915/intel_context.c
+++ b/src/mesa/drivers/dri/i915/intel_context.c
@@ -553,6 +553,11 @@ intelInitContext(struct intel_context *intel,
FALLBACK(intel, INTEL_FALLBACK_USER, 1);
}
+ /* Disable all hardware rendering (skip emitting batches and fences/waits
+ * to the kernel)
+ */
+ intel->no_hw = getenv("INTEL_NO_HW") != NULL;
+
return GL_TRUE;
}