summaryrefslogtreecommitdiff
path: root/src/intel/isl
diff options
context:
space:
mode:
authorJordan Justen <jordan.l.justen@intel.com>2023-02-23 01:09:31 -0800
committerMarge Bot <emma+marge@anholt.net>2023-12-12 17:54:38 +0000
commit7be8bc2c971bd40101f1ac537d7cf518ed648179 (patch)
treefb45190e2563dbe44044298114dcfd9cb67bb8dd /src/intel/isl
parentc2558a2df8c3a018820022583d9221f371801cbc (diff)
isl: Add mocs for xe2
Signed-off-by: Jordan Justen <jordan.l.justen@intel.com> Reviewed-by: José Roberto de Souza <jose.souza@intel.com> Reviewed-by: Rohan Garg <rohan.garg@intel.com> Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/26593>
Diffstat (limited to 'src/intel/isl')
-rw-r--r--src/intel/isl/isl.c15
1 files changed, 14 insertions, 1 deletions
diff --git a/src/intel/isl/isl.c b/src/intel/isl/isl.c
index 5035eeaeb82..158092b6ecf 100644
--- a/src/intel/isl/isl.c
+++ b/src/intel/isl/isl.c
@@ -109,7 +109,20 @@ isl_device_setup_mocs(struct isl_device *dev)
{
dev->mocs.protected_mask = 0;
- if (dev->info->ver >= 12) {
+ if (dev->info->ver >= 20) {
+ /* L3+L4=WB; BSpec: 71582 */
+ dev->mocs.internal = 1 << 1;
+ dev->mocs.external = 1 << 1;
+ dev->mocs.protected_mask = 3 << 0;
+ /* TODO: Setting to uncached
+ * WA 14018443005:
+ * Ensure that any compression-enabled resource from gfx memory subject
+ * to app recycling (e.g. OGL sparse resource backing memory or
+ * Vulkan heaps) is never PAT/MOCS'ed as L3:UC.
+ */
+ dev->mocs.blitter_dst = 1 << 1;
+ dev->mocs.blitter_src = 1 << 1;
+ } else if (dev->info->ver >= 12) {
if (intel_device_info_is_mtl(dev->info)) {
/* Cached L3+L4; BSpec: 45101 */
dev->mocs.internal = 1 << 1;