summaryrefslogtreecommitdiff
path: root/src/intel/genxml/gen6.xml
diff options
context:
space:
mode:
authorLionel Landwerlin <lionel.g.landwerlin@intel.com>2018-03-02 16:44:14 +0000
committerLionel Landwerlin <lionel.g.landwerlin@intel.com>2018-03-20 16:58:30 +0000
commit7f977d51b3cb27723dc0fd6395262568c89a87ab (patch)
tree961650b7c0c8f8a5baff1b806cefa6d476f631a9 /src/intel/genxml/gen6.xml
parent2d2b15fbcab08d7844c15351919cd469cd9e11c4 (diff)
intel: genxml: add INSTPM/CS_DEBUG_MODE2 registers
Signed-off-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com> Reviewed-by: Kenneth Graunke <kenneth@whitecape.org>
Diffstat (limited to 'src/intel/genxml/gen6.xml')
-rw-r--r--src/intel/genxml/gen6.xml7
1 files changed, 7 insertions, 0 deletions
diff --git a/src/intel/genxml/gen6.xml b/src/intel/genxml/gen6.xml
index 088f46f05f1..08779733dbd 100644
--- a/src/intel/genxml/gen6.xml
+++ b/src/intel/genxml/gen6.xml
@@ -1963,4 +1963,11 @@
<field name="Buffer Length (in pages - 1)" start="12" end="20" type="uint"/>
</register>
+ <register name="INSTPM" length="1" num="0x20c0">
+ <field name="3D State Instruction Disable" start="1" end="1" type="bool"/>
+ <field name="3D Rendering Instruction Disable" start="2" end="2" type="bool"/>
+ <field name="Media Instruction Disable" start="3" end="3" type="bool"/>
+ <field name="CONSTANT_BUFFER Address Offset Disable" start="6" end="6" type="bool"/>
+ </register>
+
</genxml>