summaryrefslogtreecommitdiff
path: root/backend/src/backend/gen_encoder.cpp
AgeCommit message (Expand)AuthorFilesLines
2017-07-12Implement extension cl_intel_device_side_avc_motion_estimation.Chuanbo Weng1-0/+8
2017-03-07Backend: for BDW and after, According to BSpec no need to split CMP when src ...rander1-0/+4
2016-12-28add sends support for oword/media block writeGuo, Yejun1-2/+2
2016-12-26Backend: Refine block read/write instruction selectionPan Xiuli1-49/+56
2016-12-16enable sends for typed writeGuo, Yejun1-1/+1
2016-12-16add sends for atomic operation, only for ocl 1.2Guo, Yejun1-2/+2
2016-12-16refine code to change insn.extra.splitSend as encoder funtion parameterGuo, Yejun1-2/+2
2016-12-02add sends support for byte writeGuo, Yejun1-1/+13
2016-12-02move function setDPByteScatterGather into class GenEncoderGuo, Yejun1-9/+6
2016-11-30support sends (split send) for untyped writeGuo, Yejun1-1/+13
2016-11-30do not touch src1 when setting instruction headerGuo, Yejun1-16/+21
2016-11-08GBE: add ocl 2.0 work_group_barrier support.Ruiling Song1-2/+6
2016-11-08gbe: atomic_long type support.Luo Xionghu1-1/+1
2016-11-08Backend: Add built-in ctz functionPan Xiuli1-0/+1
2016-11-08gbe: add AtomicA64 instructions with stateless access.Luo Xionghu1-0/+8
2016-11-08GBE: add byte scatter a64 messageRuiling Song1-0/+7
2016-11-08GBE: add untyped A64 stateless messageRuiling Song1-0/+8
2016-11-03Backend: Add A64 subgroup block read/write supportPan Xiuli1-0/+8
2016-11-03Backend: Add subgroup short block read/writePan Xiuli1-6/+20
2016-08-31Backend: Refine block_read buffer with unaligned OWord block readPan Xiuli1-1/+1
2016-06-24Backend: Refine block read/write bufferPan Xiuli1-3/+3
2016-06-13Backend: Add intel_sub_group_block_read/write form imagePan Xiuli1-0/+47
2016-06-13Backend: Add intel_sub_group_block_read/write form bufferPan Xiuli1-2/+35
2016-02-25correct the dst type to ud instead of uw for byte scattered readGuo Yejun1-1/+1
2015-12-14Add forward message function for gen encoder.Junyan He1-0/+12
2015-12-10Backend: refine mix with hardware lrp functionPan Xiuli1-0/+1
2015-12-02GBE/DebugInfo: Pass debug info : SEL IR => GenInsnBai Yannan1-0/+13
2015-11-24Backend: add debugwait functionPan Xiuli1-0/+1
2015-11-24Backend: enable to choose notification registerPan Xiuli1-2/+2
2015-11-10Add built-in function __gen_ocl_vme.Chuanbo Weng1-0/+44
2015-11-06Backend: Delete LOAD_DF_IMM instruction.Junyan He1-29/+0
2015-11-06Backend: Delete the useless MOV_DF instruction.Junyan He1-43/+0
2015-10-27Backend: Delete getDoubleExecWidth and refine handleDouble.Junyan He1-46/+6
2015-05-22gbe: Implement a new BTI solution to support dynamic btiRuiling Song1-37/+135
2015-04-10GBE: correct some temporary virtual register's simdWidth.Zhigang Gong1-0/+2
2015-02-09SKL: fix some failed piglit tests, caused by read constant error.Yang Rong1-20/+19
2015-01-23Add the check for src and dst span different registers.Junyan He1-0/+41
2015-01-20Add the canHandleLong virtual function into gen encoderJunyan He1-3/+11
2015-01-20Modify the load IMM 64 function.Junyan He1-2/+2
2015-01-20Modify the split logic in encoderJunyan He1-11/+58
2014-11-25GBE: don't split instruction for some special case.Zhigang Gong1-1/+11
2014-11-12GBE: fix one double related bugs for post register scheduling.Zhigang Gong1-1/+2
2014-11-11License: adjust all license version to LGPL v2.1+.Zhigang Gong1-1/+1
2014-10-17Fix a upsample regression.Yang Rong1-18/+0
2014-10-16BDW: Fix load/store half error.Yang Rong1-2/+8
2014-10-14add opencl-1.2 builtin function popcount.Luo1-0/+1
2014-10-14Refine the shared function ID define.Junyan He1-8/+8
2014-10-10BDW: Fix unsample bug.Yang Rong1-12/+6
2014-10-10BDW: Pass Jip and Uip when patchJMPI.Yang Rong1-17/+14
2014-10-10BDW: Add Gen8Encoder and Gen7Encoder.Yang Rong1-211/+1