summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri/intel
AgeCommit message (Expand)AuthorFilesLines
2011-08-10intel: GetBuffer fixBen Widawsky1-1/+6
2011-08-02intel: Fix unused variable warning.Eric Anholt1-1/+0
2011-07-28i965: Remove the now unused intel_renderbuffer::draw_offset field.Kenneth Graunke2-2/+0
2011-07-28i965: Check actual tile offsets in Gen4 miptree workaround.Kenneth Graunke1-2/+17
2011-07-25i965: Use 3D clears on gen6+ to avoid inter-ring synchronization.Eric Anholt1-2/+2
2011-07-25i965: Emit texture cache flushes on gen6 along with render cache flushes.Eric Anholt1-0/+1
2011-07-21Merge branch 'remove-copyteximage-hook'Brian Paul1-97/+0
2011-07-20i965: Enable the PIPE_CONTROL workaround workaround out of paranoia.Eric Anholt2-3/+29
2011-07-20i965: Avoid kernel BUG_ON if we happen to wait on the pipe_control w/a BO.Eric Anholt1-1/+1
2011-07-20intel: Use the GLSL-based meta clear when available.Eric Anholt1-1/+4
2011-07-19intel: remove intelCopyTexImage1D/2D()Brian Paul1-97/+0
2011-07-19intel: Fix stencil buffer to be W tiledChad Versace5-31/+93
2011-07-18i965: Rename 3DSTATE_DRAWRECT_INFO_I965 to 3DSTATE_DRAWING_RECTANGLE.Kenneth Graunke1-1/+0
2011-07-18i915: Simplify intel_wpos_* with a helper function.Eric Anholt1-1/+0
2011-07-18intel: Move intel_draw_buffers() code into each driver.Eric Anholt3-200/+9
2011-07-18intel: Clarify the depthRb == stencilRb logic.Eric Anholt1-16/+15
2011-07-18intel: Use the post-execution batchbuffer contents for dumping.Eric Anholt1-1/+3
2011-07-12i915: Fix map/unmap mismatches from leaving INTEL_FALLBACK during TNL.Eric Anholt1-0/+1
2011-07-12intel: Use _mesa_tex_target_to_face() helper function instead of our own.Eric Anholt1-22/+3
2011-07-11intel: Make our context structure be a ralloc context.Eric Anholt1-2/+2
2011-07-09intel: Recognize all depth formats in get_teximage_readbuffer.Kenneth Graunke1-8/+4
2011-07-07intel: add null src pointer check in intel_region_reference()Brian Paul1-1/+2
2011-07-07intel: Fix use of freed buffer if glBitmap is called after a swap.Eric Anholt1-3/+4
2011-07-07intel: Remove dead comment about software clears -- it's handled just above.Eric Anholt1-1/+0
2011-07-07i915: Fix leak of ViewportMatrix data on context destroy.John1-0/+2
2011-07-07intel: Remove gratuitous context checks in intel_delete_renderbuffer().Eric Anholt1-14/+5
2011-07-07intel: Remove now trivial intel_renderbuffer_set_{hiz_,}region().Eric Anholt3-57/+19
2011-07-07intel: Rely on intel_region_reference()'s support of *dst != NULL.Eric Anholt2-14/+0
2011-07-07intel: Allow intel_region_reference() with *dst != NULL.Eric Anholt1-4/+6
2011-07-07intel: Mark MESA_FORMAT_X8_Z24 as always supported.Eric Anholt1-1/+1
2011-06-24intel: Fix workaround for _mesa_update_framebufferChad Versace1-3/+5
2011-06-24intel: Change framebuffer validation criteriaChad Versace1-10/+3
2011-06-24intel: In intel_update_wrapper, support s8z24 textures when using separate st...Chad Versace1-6/+35
2011-06-24intel: Factor region updates out of intel_update_wrapperChad Versace1-0/+18
2011-06-24intel: During glTexImage, allocate renderbuffers for faking s8z24 texturesChad Versace1-0/+62
2011-06-24intel: Declare some functions in intel_fbo.c as non-staticChad Versace2-2/+14
2011-06-24intel: Change signature of intel_create_wrapped_renderbufferChad Versace2-22/+12
2011-06-24intel: Perform gather on s8z24 texture images during glGetTexImageChad Versace1-0/+8
2011-06-24intel: Define functions intel_texture_s8z24_scatter/gatherChad Versace1-0/+70
2011-06-24intel: Add fields to intel_texture for faking s8z24 with separate stencilChad Versace3-12/+40
2011-06-24i965: Don't bother telling swrast_setup about state updates until fallback.Eric Anholt1-1/+0
2011-06-24i965: Don't bother telling tnl about state updates unless we fall back.Eric Anholt1-2/+0
2011-06-23intel: Implement DRIimageExtension::dupImageBenjamin Franzke1-1/+26
2011-06-21intel: Allocate s8_z24 non-texture renderbuffers when using separate stencilChad Versace1-3/+81
2011-06-21intel: Unobfuscate intel_alloc_renderbuffer_storageChad Versace1-17/+17
2011-06-21intel: Add fields to intel_renderbuffer for unwrapping packed depth/stencil b...Chad Versace4-44/+118
2011-06-21intel: Unconditionally enable support for S8_Z24 texture formatChad Versace1-1/+1
2011-06-20i965/gen6: Apply documented workaround for nonpipelined state packets.Eric Anholt2-1/+22
2011-06-20i965/gen6: Limit the workaround flush to once per primitive.Eric Anholt2-0/+7
2011-06-20i965/gen6: Use an BO instead of writing to address 0 for PIPE_CONTROL W/A.Eric Anholt4-3/+23