summaryrefslogtreecommitdiff
path: root/src/mesa/drivers/dri/i965/brw_clip_util.c
AgeCommit message (Expand)AuthorFilesLines
2011-05-17i965: Move IF stack handling into the EU abstraction layer/brw_compile.Kenneth Graunke1-3/+2
2010-07-26i965: Remove some duped register size/count definitionsEric Anholt1-5/+0
2010-07-19i965: Reduce repeated calculation of the attribute-offset-in-VUE.Eric Anholt1-10/+3
2010-06-10mesa: rename src/mesa/shader/ to src/mesa/program/Brian Paul1-1/+1
2010-05-20i965: remove disabled code for cycling through MRF registers in clipping.Eric Anholt1-15/+2
2010-05-18i965: Remove constant or ignored-by-hw args from FF sync message setup.Eric Anholt1-12/+7
2010-04-21intel: Clean up chipset name and gen num for IronlakeZhenyu Wang1-2/+2
2010-01-25Merge branch 'mesa_7_7_branch'Brian Paul1-1/+0
2010-01-22i965: Remove unnecessary headers.Vinson Lee1-1/+0
2009-12-22intel: Replace IS_G4X() across the driver with context structure usage.Eric Anholt1-3/+4
2009-12-22intel: Replace IS_IGDNG checks with intel->is_ironlake or needs_ff_sync.Eric Anholt1-2/+6
2009-07-30i965: Postpone ff_sync message in CLIP kernel on IGDNGXiang, Haihao1-12/+36
2009-07-13i965: add support for new chipsetsXiang, Haihao1-0/+27
2008-09-18mesa: added "main/" prefix to includes, remove some -I paths from Makefile.te...Brian Paul1-4/+4
2008-08-21965: Fix incorrect backface cullingKrzysztof Czurylo1-3/+2
2008-01-25i965: valid message length includes message header.Xiang, Haihao1-1/+1
2007-08-31 optimize 965 clipZou Nan hai1-10/+2
2006-08-09Add Intel i965G/Q DRI driver.Eric Anholt1-0/+354