summaryrefslogtreecommitdiff
path: root/src/gallium/drivers/radeon
AgeCommit message (Expand)AuthorFilesLines
2012-07-13radeon/llvm: Fix CR/LF in AMDILSIDevice.hAndreas Boll1-1/+1
2012-07-13radeon/llvm: Clean up AMDILIntrinsicInfo.cppTom Stellard2-84/+5
2012-07-13radeon/llvm: Coding style fixesTom Stellard2-409/+325
2012-07-12radeon/llvm: Don't use lp_build_swizzle_aos() for swizzlesTom Stellard1-8/+13
2012-07-11radeon/llvm: Use multiclasses for floating point loadsTom Stellard7-50/+46
2012-07-11radeon/llvm: Don't set the IMM bit in SMRD instruction definitions.Tom Stellard1-7/+2
2012-07-09radeon/llvm: Rename namespace from AMDIL to AMDGPUTom Stellard25-360/+361
2012-06-29radeon/llvm: Enable vec4 loads on R600Tom Stellard3-0/+20
2012-06-29radeon/llvm: Enable floating point stores on R600Tom Stellard1-0/+6
2012-06-29radeon/llvm: Handle floating point loads on R600Tom Stellard2-0/+31
2012-06-29radeon/llvm: Expand UDIV and UREM nodesTom Stellard1-4/+3
2012-06-29radeon/llvm: Emit raw ISA for vertex fetch instructionsTom Stellard2-61/+99
2012-06-21radeon/llvm: Turn on the BitExtract peephole optimizationTom Stellard2-5/+32
2012-06-21radeon/llvm: Lower ROTL to BIT_ALIGNTom Stellard6-1/+54
2012-06-21radeon/llvm: Use the VLIW Scheduler for R600->NITom Stellard12-8/+75
2012-06-19radeon/llvm: Fix CR/LF in Processors.tdTörök Edwin1-17/+17
2012-06-19radeon/llvm: Fix sin/cos codegen on R700Török Edwin1-19/+24
2012-06-18radeon/llvm: Update comment in AMDGPU.tdTom Stellard1-2/+3
2012-06-18radeon/llvm: Remove unused AMDIL TableGen definitonsTom Stellard18-6140/+26
2012-06-18radeon/llvm: Eliminate getRegClassFromType() functionTom Stellard1-42/+1
2012-06-18radeon/llvm: Remove deadcode from AMDILISelLowering.cppTom Stellard4-1687/+0
2012-06-12radeonsi: Handle SUB_f32.Thomas Stellard2-2/+3
2012-06-12radeonsi: Only dump shaders with environment variable RADEON_DUMP_SHADERS=1.Michel Dänzer1-1/+5
2012-06-11automake: Globally add stub automake targets to the old Makefiles.Eric Anholt1-3/+0
2012-06-06radeon/llvm: Emulate RECIP_UINT instruction on CaymanTom Stellard2-4/+13
2012-06-06radeon/llvm: Remove some duplicate code in the R600 CodeEmitterTom Stellard1-9/+3
2012-06-06radeon/llvm: Fix MULLO* instructions on CaymanTom Stellard4-14/+53
2012-06-06r600g: Compute support for CaymanTom Stellard1-48/+44
2012-06-06radeon/llvm: Remove obselete hooks for the ConvertToISA passTom Stellard6-87/+1
2012-06-06radeon/llvm: Remove AMDIL MOVE* instructionsTom Stellard5-20/+2
2012-06-06radeon/llvm: Add isMov() to AMDILInstrInfoTom Stellard6-11/+34
2012-06-06radeon/llvm: Remove deadcode from the AMDILISelLowering classTom Stellard2-203/+0
2012-06-06radeon/llvm: Don't lower RETURN to S_ENDPGM on SITom Stellard2-1/+4
2012-06-06radeon/llvm: Remove AMDIL VCREATE* instructionsTom Stellard8-97/+12
2012-06-06radeon/llvm: Remove AMDIL LOADCONST* instructionsTom Stellard13-322/+33
2012-06-01radeon/llvm: Fix VTX_READ patternsTom Stellard3-4/+33
2012-06-01radeon/llvm: Emit 2 bytes for vertex fetch offsetsTom Stellard1-1/+1
2012-06-01radeon/llvm: Only use indirect (vertex fetch) parameters for kernelsTom Stellard1-2/+6
2012-06-01radeon/llvm: Eliminate CFGStructurizer dependency on AMDIL instructionsTom Stellard11-41/+124
2012-06-01radeon/llvm: Change prefix on tablegen files to AMDGPUTom Stellard17-50/+50
2012-06-01radeon/llvm: Remove deadcode from the R600LowerInstructions passTom Stellard1-46/+2
2012-06-01radeon/llvm: Remove AMDIL GLOBALSTORE* instructionsTom Stellard4-77/+36
2012-06-01radeon/llvm: Remove AMDIL GLOBALLOAD* instructionsTom Stellard6-128/+24
2012-05-29radeon/llvm: Update and fix some commentsTom Stellard2-12/+6
2012-05-29radeonsi: Remove use.sgpr* intrinsics, use load instructions insteadTom Stellard4-30/+21
2012-05-29radeonsi: Handle TGSI CONST registersTom Stellard11-58/+171
2012-05-29radeon/llvm: Remove AMDILIntrinsicInfo::GetDeclaration fuction bodyTom Stellard1-20/+1
2012-05-29radeon/llvm: Remove AMDILTargetMachineTom Stellard19-363/+90
2012-05-25radeon/llvm: Use a custom inserter for MASK_WRITETom Stellard4-34/+36
2012-05-25radeon/llvm: Use tablegen pattern to lower bitconvertTom Stellard4-294/+11