summaryrefslogtreecommitdiff
path: root/src/amd/vulkan/radv_image.c
AgeCommit message (Expand)AuthorFilesLines
2021-02-23radv: Enable displayable DCC.Bas Nieuwenhuizen1-1/+0
2021-02-23radv: Add DCC info to the metadata.Bas Nieuwenhuizen1-0/+7
2021-02-23radv: Implement initialization of displayable DCC.Bas Nieuwenhuizen1-0/+37
2021-02-23radv: Use shared code for setting opaque metadata.Bas Nieuwenhuizen1-31/+3
2021-02-23radv: Handle UMD metadata on import.Bas Nieuwenhuizen1-2/+10
2021-02-13radv: Properly handle modifier import failure.Bas Nieuwenhuizen1-2/+5
2021-02-13radv: Remove vk_format_has_stencil/depth helpers.Bas Nieuwenhuizen1-2/+2
2021-02-13radv: Start using util_format_description for everything.Bas Nieuwenhuizen1-9/+9
2021-02-13radv: Remove VK_SWIZZLE_*.Bas Nieuwenhuizen1-23/+23
2021-02-13radv: Add plane width/height helpers.Bas Nieuwenhuizen1-11/+4
2021-02-13radv: Determine swizzles correctly.Bas Nieuwenhuizen1-1/+3
2021-02-08radv/winsys: remove the radv_amdgpu_winsys_bo::ws indirectionSamuel Pitoiset1-1/+1
2021-02-04radv: print image array size in debug modeMike Blumenkrantz1-2/+2
2021-02-03radv: Fix assert.Bas Nieuwenhuizen1-2/+2
2021-02-02radv: Add image layout with drm format modifiers.Bas Nieuwenhuizen1-10/+94
2021-02-02radv: Add drm format modifier queries.Bas Nieuwenhuizen1-2/+31
2021-02-02radv: Use the surface offset from ac_surface instead of a plane offset.Bas Nieuwenhuizen1-6/+16
2021-02-02radv: Extract DCC format support handling.Bas Nieuwenhuizen1-35/+40
2021-01-29radv: re-disable TC-compat HTILE for D32S8 on all generationsSamuel Pitoiset1-6/+6
2021-01-27radv: enable TC-compat HTILE for mipmaps on GFX10+Samuel Pitoiset1-3/+12
2021-01-20radv: remove unnecessary radv_image::tc_compatible_htileSamuel Pitoiset1-4/+1
2021-01-19radv: enable TC-compat HTILE for D16S8 on GFX9+Samuel Pitoiset1-14/+16
2021-01-19radv: enable TC-compat HTILE with D32S8 and MSAA on GFX9+Samuel Pitoiset1-1/+2
2021-01-18radv: Do not use a pipe offset for aliased sparse images.Bas Nieuwenhuizen1-1/+2
2021-01-13radv: enable DCC for MSAA on GFX10+21.0-branchpointSamuel Pitoiset1-6/+4
2021-01-13radv: enable DCC for mipmaps on GFX10+Samuel Pitoiset1-7/+2
2021-01-13radv: do not enable DCC for 3D images with mipmaps on GFX10+Samuel Pitoiset1-0/+6
2021-01-13radv: allocate and initialize the FCE predicate value for CMASK tooSamuel Pitoiset1-1/+3
2021-01-11radv: enable DCC for layered color images on GFX10+Samuel Pitoiset1-1/+6
2021-01-11radv: Create sparse images.Bas Nieuwenhuizen1-1/+9
2021-01-11ac/surf: Prepare for 64-bit flags.Bas Nieuwenhuizen1-3/+3
2021-01-11radv: disable TC-compat HTILE in GENERAL for Detroit: Become HumanSamuel Pitoiset1-1/+2
2021-01-11radv: determine at creation if an image view can be fast clearedSamuel Pitoiset1-0/+62
2021-01-08radv: fix performance regression by restoring TC-compat HTILE in GENERALSamuel Pitoiset1-1/+4
2021-01-08radv: fix enabling TC-compat HTILE in GENERAL for writes on GFX10+Samuel Pitoiset1-3/+3
2021-01-08radv: configure the texture descriptor for TC-compat CMASK on GFX10+Samuel Pitoiset1-0/+8
2021-01-05radv: enable TC-compat HTILE in GENERAL on GFX10+Samuel Pitoiset1-5/+11
2021-01-05radv: clean up radv_layout_is_htile_compressed()Samuel Pitoiset1-28/+22
2021-01-05radv: fix TC-compat HTILE images with DST_OPTIMAL on the compute queueSamuel Pitoiset1-0/+5
2020-12-24Revert "radv: use 32-bit predication for skipping FCE on GFX10.3+"Samuel Pitoiset1-6/+2
2020-12-21radv: Enable DCC in the GENERAL layout on GFX10+.Bas Nieuwenhuizen1-2/+5
2020-12-21radv: Never allow fast clears on DCC images that are not compressed.Bas Nieuwenhuizen1-1/+6
2020-12-21radv: ignore the mutable bit for TC-compatible HTILESamuel Pitoiset1-23/+0
2020-12-18radv: enable TC-compat HTILE for D32_SFLOAT+MSAA on GFX10+Samuel Pitoiset1-5/+2
2020-12-07radv: use 32-bit predication for skipping FCE on GFX10.3+Samuel Pitoiset1-2/+6
2020-11-20radv: Fix -Wshadow warningsTony Wasserka1-1/+1
2020-11-15radv: Use internal drm_fourcc.hBas Nieuwenhuizen1-2/+1
2020-11-13radv: add img debug flagSimon Ser1-0/+29
2020-11-13amd/common: Add support for modifiers.Bas Nieuwenhuizen1-1/+5
2020-11-13radv: Do the sample check for tiling earlier.Bas Nieuwenhuizen1-4/+4