summaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
13 hoursspirv: preserve signed zero in modfHEADmainGeorg Lehmann1-8/+8
15 hoursetnaviv: Allow collecing both GPU and NPU specsPhilipp Zabel1-1/+6
15 hoursetnaviv: Add a separate NPU pipePhilipp Zabel3-2/+17
15 hoursetnaviv: Pass npu to etna_screen_create in a separate parameterPhilipp Zabel3-13/+42
15 hoursetnaviv: drm: Stop after model query failurePhilipp Zabel1-3/+3
15 hoursetnaviv: drm: Suppress get-param error message for non-existent corePhilipp Zabel1-1/+3
17 hoursvenus: fix to destroy all pipeline handles on early error pathsYiwei Zhang1-14/+37
19 hourswsi/wayland: Dispatch event queue in wsi_wl_swapchain_queue_presentMichel Dänzer1-0/+8
20 hoursintel: Build float64 shader only for VulkanMatt Turner1-13/+15
21 hoursv3dv/ci: add rpi5 failureEric Engestrom1-0/+2
21 hoursir3: Use scalar ALU instructions when possibleConnor Abbott2-18/+75
21 hoursir3/nir: Fix imadsh_mix16 definitionConnor Abbott2-3/+3
21 hoursir3: Directly use shared registers when possibleConnor Abbott3-5/+6
21 hoursir3: Rewrite shared reg handling when translating from NIRConnor Abbott3-18/+72
21 hoursir3: Get sources before emitting scan_clusters.macroConnor Abbott1-5/+7
21 hoursir3: Add scalar ALU-specific passesConnor Abbott5-0/+310
21 hoursir3: Support scalar ALU in the builderConnor Abbott2-80/+91
21 hoursir3: Make type_flags() return a bitmask enumConnor Abbott1-1/+1
21 hoursir3: Create reduce identity directlyConnor Abbott1-5/+4
21 hoursir3: Add builder support for shared immediatesConnor Abbott1-3/+15
21 hoursir3: Add support for ldc.uConnor Abbott7-3/+22
21 hoursir3: Distinguish lowered shared->normal movesConnor Abbott2-2/+9
21 hoursir3/cf: Don't fold shared conversionsConnor Abbott1-0/+5
21 hoursir3/cp: Support swapping mad srcs for shared regsConnor Abbott1-1/+3
21 hoursir3: Don't emit single-source collectsConnor Abbott1-0/+3
21 hoursir3: Immediate source for stc is invalidConnor Abbott1-0/+3
21 hoursir3: Validate scalar ALU sourcesConnor Abbott1-0/+11
21 hoursir3: Implement source restrictions for shared ALUConnor Abbott2-10/+66
21 hoursir3: Add support for "scalar ALU"Connor Abbott10-34/+200
21 hoursir3: Use correct category for OPC_PUSH_CONSTS_LOAD_MACROConnor Abbott2-5/+7
21 hoursir3/legalize: any/all/getone are non-prefetch helper usersConnor Abbott1-0/+1
21 hoursir3/legalize: Remove bad (eq) micro-optimizationConnor Abbott1-1/+0
21 hoursir3/legalize: Take (ss) into account in WaR hazardsConnor Abbott1-1/+1
21 hoursir3: Moves with shared destination are always legalConnor Abbott6-39/+5
21 hoursir3: Allow propagation of normal->shared copiesConnor Abbott3-11/+11
21 hoursir3: Validate that shared registers are in-boundConnor Abbott1-0/+13
21 hoursir3: Reset num when creating parallel copiesConnor Abbott1-0/+1
21 hoursir3: Use INVALID_REG in array storeConnor Abbott1-2/+2
21 hoursir3/ra: Use ra_reg_get_num() for validating numConnor Abbott1-2/+2
21 hoursir3/lower_copies: Fix "inaccessible" half reg lowering with shared regsConnor Abbott1-4/+9
21 hoursir3/lower_copies: Handle HW bug with shared half-floatsConnor Abbott1-0/+57
21 hoursir3: Don't use swz with shared registersConnor Abbott1-5/+1
21 hoursir3: Fix shared parallel copy validationConnor Abbott1-2/+8
21 hoursir3/lower_pcopy: Fix immed/const flags for copy from sharedConnor Abbott1-1/+4
21 hoursir3: Fix lowering shared parallel copies with immed srcConnor Abbott1-1/+1
21 hoursir3/ra: Prepare for shared phisConnor Abbott1-0/+1
21 hoursir3/ra: Fix printing shared reg fileConnor Abbott1-1/+1
21 hoursir3/ra: Prepare for shared half-regsConnor Abbott5-16/+49
21 hoursir3: Rewrite regmask implementationConnor Abbott1-106/+70
21 hoursir3/legalize: Use define for register sizeConnor Abbott3-17/+3