diff options
-rw-r--r-- | include/pci_ids/i965_pci_ids.h | 5 | ||||
-rw-r--r-- | src/mesa/drivers/dri/intel/intel_chipset.h | 13 | ||||
-rw-r--r-- | src/mesa/drivers/dri/intel/intel_context.c | 10 | ||||
-rw-r--r-- | src/mesa/drivers/dri/intel/intel_context.h | 1 |
4 files changed, 29 insertions, 0 deletions
diff --git a/include/pci_ids/i965_pci_ids.h b/include/pci_ids/i965_pci_ids.h index 1e388f8cadd..9a2da61357e 100644 --- a/include/pci_ids/i965_pci_ids.h +++ b/include/pci_ids/i965_pci_ids.h | |||
@@ -62,3 +62,8 @@ CHIPSET(0x0D26, HASWELL_CRW_M_GT2_PLUS, hsw_gt2) | |||
62 | CHIPSET(0x0D0A, HASWELL_CRW_S_GT1, hsw_gt1) | 62 | CHIPSET(0x0D0A, HASWELL_CRW_S_GT1, hsw_gt1) |
63 | CHIPSET(0x0D1A, HASWELL_CRW_S_GT2, hsw_gt2) | 63 | CHIPSET(0x0D1A, HASWELL_CRW_S_GT2, hsw_gt2) |
64 | CHIPSET(0x0D2A, HASWELL_CRW_S_GT2_PLUS, hsw_gt2) | 64 | CHIPSET(0x0D2A, HASWELL_CRW_S_GT2_PLUS, hsw_gt2) |
65 | CHIPSET(0x0F31, BAYTRAIL_M_1, byt) | ||
66 | CHIPSET(0x0F32, BAYTRAIL_M_2, byt) | ||
67 | CHIPSET(0x0F33, BAYTRAIL_M_3, byt) | ||
68 | CHIPSET(0x0157, BAYTRAIL_M_4, byt) | ||
69 | CHIPSET(0x0155, BAYTRAIL_D, byt) | ||
diff --git a/src/mesa/drivers/dri/intel/intel_chipset.h b/src/mesa/drivers/dri/intel/intel_chipset.h index 885f6c2d32c..04753ddb631 100644 --- a/src/mesa/drivers/dri/intel/intel_chipset.h +++ b/src/mesa/drivers/dri/intel/intel_chipset.h | |||
@@ -87,6 +87,12 @@ | |||
87 | #define PCI_CHIP_IVYBRIDGE_S_GT1 0x015a /* Server */ | 87 | #define PCI_CHIP_IVYBRIDGE_S_GT1 0x015a /* Server */ |
88 | #define PCI_CHIP_IVYBRIDGE_S_GT2 0x016a | 88 | #define PCI_CHIP_IVYBRIDGE_S_GT2 0x016a |
89 | 89 | ||
90 | #define PCI_CHIP_BAYTRAIL_M_1 0x0F31 | ||
91 | #define PCI_CHIP_BAYTRAIL_M_2 0x0F32 | ||
92 | #define PCI_CHIP_BAYTRAIL_M_3 0x0F33 | ||
93 | #define PCI_CHIP_BAYTRAIL_M_4 0x0157 | ||
94 | #define PCI_CHIP_BAYTRAIL_D 0x0155 | ||
95 | |||
90 | #define PCI_CHIP_HASWELL_GT1 0x0402 /* Desktop */ | 96 | #define PCI_CHIP_HASWELL_GT1 0x0402 /* Desktop */ |
91 | #define PCI_CHIP_HASWELL_GT2 0x0412 | 97 | #define PCI_CHIP_HASWELL_GT2 0x0412 |
92 | #define PCI_CHIP_HASWELL_GT2_PLUS 0x0422 | 98 | #define PCI_CHIP_HASWELL_GT2_PLUS 0x0422 |
@@ -190,7 +196,14 @@ | |||
190 | 196 | ||
191 | #define IS_IVYBRIDGE(devid) (IS_IVB_GT1(devid) || IS_IVB_GT2(devid)) | 197 | #define IS_IVYBRIDGE(devid) (IS_IVB_GT1(devid) || IS_IVB_GT2(devid)) |
192 | 198 | ||
199 | #define IS_BAYTRAIL(devid) (devid == PCI_CHIP_BAYTRAIL_M_1 || \ | ||
200 | devid == PCI_CHIP_BAYTRAIL_M_2 || \ | ||
201 | devid == PCI_CHIP_BAYTRAIL_M_3 || \ | ||
202 | devid == PCI_CHIP_BAYTRAIL_M_4 || \ | ||
203 | devid == PCI_CHIP_BAYTRAIL_D) | ||
204 | |||
193 | #define IS_GEN7(devid) (IS_IVYBRIDGE(devid) || \ | 205 | #define IS_GEN7(devid) (IS_IVYBRIDGE(devid) || \ |
206 | IS_BAYTRAIL(devid) || \ | ||
194 | IS_HASWELL(devid)) | 207 | IS_HASWELL(devid)) |
195 | 208 | ||
196 | #define IS_HSW_GT1(devid) (devid == PCI_CHIP_HASWELL_GT1 || \ | 209 | #define IS_HSW_GT1(devid) (devid == PCI_CHIP_HASWELL_GT1 || \ |
diff --git a/src/mesa/drivers/dri/intel/intel_context.c b/src/mesa/drivers/dri/intel/intel_context.c index ba7d4b631f3..0a1dd7501de 100644 --- a/src/mesa/drivers/dri/intel/intel_context.c +++ b/src/mesa/drivers/dri/intel/intel_context.c | |||
@@ -186,6 +186,13 @@ intelGetString(struct gl_context * ctx, GLenum name) | |||
186 | case PCI_CHIP_IVYBRIDGE_S_GT2: | 186 | case PCI_CHIP_IVYBRIDGE_S_GT2: |
187 | chipset = "Intel(R) Ivybridge Server"; | 187 | chipset = "Intel(R) Ivybridge Server"; |
188 | break; | 188 | break; |
189 | case PCI_CHIP_BAYTRAIL_M_1: | ||
190 | case PCI_CHIP_BAYTRAIL_M_2: | ||
191 | case PCI_CHIP_BAYTRAIL_M_3: | ||
192 | case PCI_CHIP_BAYTRAIL_M_4: | ||
193 | case PCI_CHIP_BAYTRAIL_D: | ||
194 | chipset = "Intel(R) Bay Trail"; | ||
195 | break; | ||
189 | case PCI_CHIP_HASWELL_GT1: | 196 | case PCI_CHIP_HASWELL_GT1: |
190 | case PCI_CHIP_HASWELL_GT2: | 197 | case PCI_CHIP_HASWELL_GT2: |
191 | case PCI_CHIP_HASWELL_GT2_PLUS: | 198 | case PCI_CHIP_HASWELL_GT2_PLUS: |
@@ -682,6 +689,9 @@ intelInitContext(struct intel_context *intel, | |||
682 | 689 | ||
683 | if (IS_HASWELL(devID)) { | 690 | if (IS_HASWELL(devID)) { |
684 | intel->is_haswell = true; | 691 | intel->is_haswell = true; |
692 | } else if (IS_BAYTRAIL(devID)) { | ||
693 | intel->is_baytrail = true; | ||
694 | intel->gt = 1; | ||
685 | } else if (IS_G4X(devID)) { | 695 | } else if (IS_G4X(devID)) { |
686 | intel->is_g4x = true; | 696 | intel->is_g4x = true; |
687 | } else if (IS_945(devID)) { | 697 | } else if (IS_945(devID)) { |
diff --git a/src/mesa/drivers/dri/intel/intel_context.h b/src/mesa/drivers/dri/intel/intel_context.h index 4591ab73c0c..c0f07ff1f3c 100644 --- a/src/mesa/drivers/dri/intel/intel_context.h +++ b/src/mesa/drivers/dri/intel/intel_context.h | |||
@@ -236,6 +236,7 @@ struct intel_context | |||
236 | int gt; | 236 | int gt; |
237 | bool needs_ff_sync; | 237 | bool needs_ff_sync; |
238 | bool is_haswell; | 238 | bool is_haswell; |
239 | bool is_baytrail; | ||
239 | bool is_g4x; | 240 | bool is_g4x; |
240 | bool is_945; | 241 | bool is_945; |
241 | bool has_separate_stencil; | 242 | bool has_separate_stencil; |