index
:
~tstellar/llvm
9.1-abi-fix
Nov13-test
Oct18-backup
assembler
assembler-Jan-06-2015
assembler-push
backup-Oct15
backup-Oct18
bfgminer
bfgminer-perf
cayman-only-bfgminer
clover-elf
clover-elf-v2
hazard-rec
hsa
image-support
indirect-addressing
indirect-wip
indirect-wip-2
indirect-wip-3
indirect-wip-4
indirect-wip-5
kernel-args-WIP
lds
lds-v2
long-alu
madk
master
master-testing
master-testing-patches
master-testing-patches-v2
master-testing-si
master-testing-v2
mi-sched-experimental
native
opencv-Sep18-patches
perf-Dec31-2014
perf-Jan-08-2015
push-jan16
r600
r600-May09
r600-alu-encoding
r600-final-push
r600-gen-fixes
r600-imm-flags
r600-initial-review
r600-initial-review-May11
r600-master
r600-private-mem-fixes
r600-private-memory
r600-review-v10
r600-review-v3
r600-review-v7
r600-review-v8
r600-review-v9
r600-rewrite-pats
r600-structurizer
r600-structurizer-v2
r600-tablegen-hwreg
r600-tablegen-reg-encoding
r600-vliw
remove-fold-operands
sched-fixes
sched-perf-Mar-27-2015
si-compute
si-compute-v3
si-fold
si-lowercase
si-scheduler
si-scheduler-v2
si-scheduler-v3
si-sgpr-copies
si-spill-fixes
si-spill-fixes-v2
si-spill-fixes-v3
si-spill-fixes-v4
smrd-cluster
struct-divergence
struct-divergence-v1
vgpr-spilling-Jan07-2014
vinterp-fix
vliw5-rebase
vlj-bottom-up
Unnamed repository; edit this file 'description' to name the repository.
tstellar
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
Target
/
R600
/
SIInstructions.td
Age
Commit message (
Expand
)
Author
Files
Lines
2013-04-03
R600: Use legacy (0 * anything = 0) MUL instructions for pow intrinsics
Michel Danzer
1
-2
/
+1
2013-04-03
R600/SI: fix VOP3b encoding v2
Christian Konig
1
-6
/
+8
2013-04-03
R600/SI: fix and cleanup SI register definition v2
Christian Konig
1
-2
/
+3
2013-04-03
R600/SI: add all the other missing asm operands v2
Christian Konig
1
-22
/
+25
2013-04-03
R600/SI: simplify VOPC_* pattern v2
Christian Konig
1
-248
/
+196
2013-02-27
R600/SI: Add pattern for sign extension of i1 to i32.
mesa-9.1
Michel Danzer
1
-0
/
+5
2013-02-27
R600/SI: Add pattern for logical or of i1 values.
Michel Danzer
1
-0
/
+4
2013-02-27
R600/SI: Add pattern for fceil.
Michel Danzer
1
-1
/
+3
2013-02-27
R600/SI: replace SI_V_CNDLT with a pattern
Christian Konig
1
-7
/
+5
2013-02-21
R600/SI: Make sure M0 is loaded for V_INTERP_MOV_F32
Michel Danzer
1
-1
/
+2
2013-02-19
R600/SI: Add pattern to simplify i64 loading
ckoenig
1
-0
/
+5
2013-02-19
R600/SI: nuke SReg_1 v3
ckoenig
1
-31
/
+19
2013-02-19
R600/SI: cleanup literal handling v3
ckoenig
1
-44
/
+37
2013-02-19
R600/SI: replace AllReg_* with [SV]Src_* v2
ckoenig
1
-64
/
+64
2013-02-19
R600/SI: Fix int_SI_fs_interp_constant
daenzer
1
-11
/
+18
2013-02-06
R600/SI: Add pattern for mul.
Michel Dänzer
1
-0
/
+4
2013-02-06
R600/SI: simplify and fix SMRD encoding
Christian König
1
-3
/
+36
2013-02-06
R600/SI: add proper 64bit immediate support v2
Christian König
1
-11
/
+8
2013-02-06
R600/SI: Add pattern for flog2.
Michel Dänzer
1
-1
/
+3
2013-02-04
R600/SI: Use proper instructions for array/shadow samplers.
Michel Dänzer
1
-3
/
+39
2013-02-04
R600/SI: Make sample intrinsic address parameter type overloaded.
Michel Dänzer
1
-18
/
+34
2013-02-04
R600/SI: Add basic support for more integer vector types.
Michel Dänzer
1
-6
/
+10
2013-02-04
R600: Consolidate sub register indices.
Michel Dänzer
1
-24
/
+24
2013-01-28
R600/SI: Add patterns for fcos and fsin.
Michel Dänzer
1
-0
/
+10
2013-01-16
R600/SI: Use unnormalized coordinates for sampling with the RECT target.
push-jan16
Michel Dänzer
1
-0
/
+6
2013-01-16
R600/SI: Take target parameter for sample intrinsics.
Michel Dänzer
1
-3
/
+3
2013-01-08
R600: Optimize and cleanup KILL on SI
Christian König
1
-12
/
+12
2013-01-04
AMDGPU: Rename backend to R600
Tom Stellard
1
-0
/
+1351