1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
|
; options:
; VERT: new compiler
@in(r3.x) in0
@in(r3.y) in1
@in(r3.z) in2
@in(r3.w) in3
@in(r4.x) in4
@in(r4.y) in5
@in(r4.z) in6
@in(r1.x) in8
@in(r1.y) in9
@out(r0.x) out0
@out(r0.y) out1
@out(r0.z) out2
@out(r0.w) out3
@out(r1.x) out4
@out(r1.y) out5
@out(r1.z) out6
@out(r1.w) out7
@out(r2.x) out8
@out(r2.y) out9
@out(r2.z) out10
@out(r2.w) out11
(sy)(ss)mul.f r0.x, c4.z, r3.x
mul.f r0.y, c4.y, r3.x
mad.f32 r0.x, c5.z, r3.y, r0.x
mad.f32 r0.y, c5.y, r3.y, r0.y
mad.f32 r0.x, c6.z, r3.z, r0.x
mad.f32 r0.y, c6.y, r3.z, r0.y
mad.f32 r0.x, c7.z, r3.w, r0.x
mad.f32 r0.y, c7.y, r3.w, r0.y
mul.f r0.z, c4.x, r3.x
mul.f r0.w, c0.w, r3.x
add.f r2.w, c11.z, (neg)r0.x
add.f r2.z, c11.y, (neg)r0.y
mad.f32 r0.x, c5.x, r3.y, r0.z
mad.f32 r0.y, c1.w, r3.y, r0.w
mad.f32 r0.x, c6.x, r3.z, r0.x
mad.f32 r0.y, c2.w, r3.z, r0.y
mad.f32 r0.x, c7.x, r3.w, r0.x
mad.f32 r0.w, c3.w, r3.w, r0.y
mul.f r0.y, c0.z, r3.x
mul.f r0.z, c0.y, r3.x
add.f r2.y, c11.x, (neg)r0.x
mad.f32 r0.x, c1.z, r3.y, r0.y
mad.f32 r0.y, c1.y, r3.y, r0.z
mad.f32 r0.x, c2.z, r3.z, r0.x
mad.f32 r0.y, c2.y, r3.z, r0.y
mad.f32 r0.z, c3.z, r3.w, r0.x
mad.f32 r0.y, c3.y, r3.w, r0.y
mul.f r0.x, c0.x, r3.x
mul.f r1.z, c12.z, r4.x
mad.f32 r0.x, c1.x, r3.y, r0.x
mad.f32 r1.z, c13.z, r4.y, r1.z
mad.f32 r0.x, c2.x, r3.z, r0.x
mad.f32 r2.x, c14.z, r4.z, r1.z
mad.f32 r0.x, c3.x, r3.w, r0.x
mul.f r1.z, c12.y, r4.x
mul.f r1.w, c12.x, r4.x
mad.f32 r1.z, c13.y, r4.y, r1.z
mad.f32 r3.x, c13.x, r4.y, r1.w
mad.f32 r1.w, c14.y, r4.z, r1.z
mad.f32 r1.z, c14.x, r4.z, r3.x
end
nop
nop
nop
; VERT: outputs: r0.x (0:0) r1.x (5:9) r2.x (5:10)
; VERT: inputs: r3.x (0:0,cm=f,il=8,b=0) r4.x (0:0,cm=7,il=12,b=0) r1.x (0:0,cm=3,il=16,b=0)
; VERT: 41 instructions, 0 half, 5 full
|
