index
:
~cwabbott0/mesa
cwabbott-lima
cwabbott-lima-2
glsl-to-nir-builder
i965-fp64
i965-fp64-v2
i965-fp64-v3
i965-payload-interference
i965-sched
i965-sched-conservative
i965-sched-conservative-v2
i965-sched-test
i965-sched-v2
i965-sched-v3
i965-use-ssa
i965-use-ssa-v2
ir3-sched
jenkins
master
nir-cf-insert-instr
nir-control-flow-mod
nir-cse-hash
nir-cse-hash-v2
nir-dead-cf-v2
nir-dead-cf-v3
nir-dead-cf-v4
nir-dead-cf-v5
nir-deref-instr
nir-divergence
nir-divergence-v2
nir-divergence-v3
nir-divergence-v4
nir-docs
nir-equality-saturation
nir-factor-phis
nir-foreach-block-rewrite
nir-foreach-block-rewrite-v2
nir-foreach-ssa-src
nir-gvn
nir-gvn-v2
nir-opcodes-cleanup
nir-opcodes-cleanup-v2
nir-opt-remove-phis
nir-reassociate-consts
nir-review-v1
nir-serialize
nir-v1.0.1
nir-value-range
nir-vec4-out-of-ssa
nir-vectorize
nir-worklist
radv-amd-shader-ballot
radv-anv-64bit-fixes
radv-doom-exts
radv-rewrite-vars
radv-shader-ballot
radv-shader-ballot-v3
radv-shader-ballot-v4
random-fp64-fixes
shader-time-hacks
test-compressed-wa
test-fp64-compressed-wa
ue4
wip/nir-vtn
Connor's silly Mesa stuff.
UNKNOWN
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
Files
Lines
2017-01-05
add a basic greedy heuristic
ir3-sched
Connor Abbott
1
-5
/
+33
2017-01-05
document delay_calc_srcn() better
Connor Abbott
1
-4
/
+9
2017-01-05
fix bug with calculating ip
Connor Abbott
1
-1
/
+1
2017-01-05
fix segfault when regs_count == 0
Connor Abbott
1
-1
/
+1
2017-01-05
ir3: simplify ir3_depth and turn it into ir3_dce
Connor Abbott
5
-79
/
+46
2017-01-05
add sfu/mem silliness
Connor Abbott
1
-0
/
+13
2017-01-05
remove old description
Connor Abbott
1
-17
/
+1
2017-01-05
more scheduling tweaks
Connor Abbott
1
-52
/
+36
2017-01-05
add new depth calc to scheduler
Connor Abbott
1
-17
/
+21
2017-01-05
ignore array destinations
Connor Abbott
1
-1
/
+7
2017-01-05
add false dependencies for arrays
Connor Abbott
1
-0
/
+22
2017-01-05
don't need this
Connor Abbott
1
-8
/
+1
2017-01-05
remove sorting by depth
Connor Abbott
1
-19
/
+0
2017-01-05
schedule input instructions normally
Connor Abbott
1
-3
/
+5
2017-01-05
fixes fixes fixes
Connor Abbott
3
-2
/
+7
2017-01-05
initialize insertion point
Connor Abbott
1
-1
/
+5
2017-01-05
ir3: initial scheduler prototype
Connor Abbott
3
-472
/
+205
2017-01-04
glcpp: Remove illegal characters from tests
Carl Worth
6
-6
/
+6
2017-01-04
glcpp: Exhaustively test all legal characters in GLSL
Carl Worth
2
-0
/
+154
2017-01-04
glcpp: Allow vertical tab and form feed characters in GLSL
Carl Worth
1
-1
/
+1
2017-01-04
glcpp: Add testing for no space between macro name and replacement list
Carl Worth
2
-0
/
+116
2017-01-04
spirv: compute push constant access offset & range
Lionel Landwerlin
2
-14
/
+65
2017-01-04
spirv: move block_size() definition
Lionel Landwerlin
1
-48
/
+48
2017-01-04
va: call texture_get_handle while the mutex is being held
Marek Olšák
1
-2
/
+5
2017-01-04
vdpau: call texture_get_handle while the mutex is being held
Marek Olšák
2
-6
/
+13
2017-01-04
radeonsi: capitalize VM hex addr when dumping buffer list
Samuel Pitoiset
1
-1
/
+1
2017-01-04
i965: remove unused brwInitVtbl declaration
Tapani Pälli
1
-5
/
+0
2017-01-04
i965: remove brw_context dependency from intel_batchbuffer_init()
Iago Toral Quiroga
3
-28
/
+36
2017-01-04
i965: make intel_batchbuffer_free() take a batchbuffer as argument
Iago Toral Quiroga
3
-6
/
+6
2017-01-04
i965: make intel_batchbuffer_emit_dword() take a batchbuffer as argument
Iago Toral Quiroga
2
-12
/
+12
2017-01-04
i965: Make intel_bachbuffer_reloc() take a batchbuffer argument
Iago Toral Quiroga
3
-15
/
+15
2017-01-04
nir: fix loop iteration count calculation for floats
Timothy Arceri
1
-2
/
+2
2017-01-03
gallium/hud: add a path separator between dump directory and filename
Edmondo Tommasina
1
-1
/
+2
2017-01-03
r600/sb: Fix loop optimization related hangs on eg
Heiko Przybyl
6
-30
/
+68
2017-01-03
editorconfig: Fix up the tab rendering width.
Eric Anholt
1
-0
/
+1
2017-01-03
meta: Disable dithering during glGenerateMipmap
Chad Versace
1
-0
/
+1
2017-01-03
doc/features.txt: update for freedreno
Romain Failliot
1
-19
/
+19
2017-01-03
i965: Remove perf monitor/query backend
Robert Bragg
6
-1597
/
+1
2017-01-03
vl/zscan: fix "Fix trivial sign compare warnings"
Christian König
1
-1
/
+1
2017-01-03
st/va: error handling
Nayan Deshmukh
1
-3
/
+15
2017-01-03
st/vdpau: error handling
Nayan Deshmukh
3
-15
/
+50
2017-01-03
vl/compositor: implement error handling
Nayan Deshmukh
2
-3
/
+12
2017-01-03
i965/vec4: enable ARB_gpu_shader_fp64 for Haswell
Iago Toral Quiroga
1
-0
/
+3
2017-01-03
i965/vec4: adjust spilling costs for 64-bit registers.
Iago Toral Quiroga
1
-2
/
+13
2017-01-03
i965/vec4: prevent spilling of DOUBLE_TO_SINGLE destination
Iago Toral Quiroga
1
-0
/
+12
2017-01-03
i965/vec4: avoid spilling of registers that mix 32-bit and 64-bit access
Iago Toral Quiroga
1
-0
/
+24
2017-01-03
i965/vec4: support basic spilling of 64-bit registers
Iago Toral Quiroga
1
-6
/
+28
2017-01-03
i965/vec4: run scalarize_df() after spilling
Iago Toral Quiroga
1
-0
/
+18
2017-01-03
i965/vec4: prevent src/dst hazards during 64-bit register allocation
Iago Toral Quiroga
1
-1
/
+7
2017-01-03
i965/vec4/scalarize_df: support more swizzles via vstride=0
Iago Toral Quiroga
3
-21
/
+51
[next]