summaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2015-10-22i965/vec4: print predicate control at brw_vec4 dump_instructionAlejandro Piñeiro3-3/+5
2015-10-22i965/vec4: use an envvar to decide to print the assembly on cmod_propagation ...Alejandro Piñeiro2-2/+2
2015-10-22i965/vec4: Add unit tests for cmod propagation passAlejandro Piñeiro2-0/+829
2015-10-22i965/vec4: adding vec4_cmod_propagation optimizationAlejandro Piñeiro4-0/+160
2015-10-22i965/vec4: track and use independently each flag channelAlejandro Piñeiro3-14/+52
2015-10-22i965/vec4: nir_emit_if doesn't need to predicate based on all the channelsAlejandro Piñeiro1-1/+3
2015-10-22i965/vec4/gs: Fix signed/unsigned comparison warning.Matt Turner1-1/+1
2015-10-22i965/fs: Emit a single ADD instruction for SET_SAMPLE_ID on Gen8+.Matt Turner1-1/+1
2015-10-22i965/fs: Drop unnecessary write-enable-all from SET_SAMPLE_ID.Matt Turner1-5/+5
2015-10-22i965/fs: Trim unneeded channels in SampleID setup.Matt Turner1-6/+6
2015-10-22i965/fs: Use type-W for immediate in SampleID setup.Matt Turner2-3/+3
2015-10-22i965/vec4: Initialize LOD to 0.0f for textureQueryLevels() and texture().Matt Turner1-0/+12
2015-10-22i965: Note that the UV immediate type is Gen6+.Matt Turner1-1/+1
2015-10-22gallivm: Translate all util_cpu_caps bits to LLVM attributes.Jose Fonseca1-2/+34
2015-10-22i965/fs: Disable CSE optimization for untyped & typed surface readsJordan Justen3-1/+22
2015-10-22ilo: make sure there is HiZ before resolvingChia-I Wu1-2/+4
2015-10-22ilo: fix max thread count for HS on Gen8Chia-I Wu1-3/+5
2015-10-21i965: Advertise ARB_shader_stencil_export (gen9+)Ben Widawsky2-0/+2
2015-10-21i965: Implement ARB_shader_stencil_export (gen9+)Ben Widawsky9-3/+98
2015-10-21i965/fs: Enumerate logical fb writes argumentsBen Widawsky3-21/+29
2015-10-21svga: fix clip plane regression after recent tgsi_scan changeBrian Paul1-2/+2
2015-10-21i965: Implement gl_InvocationID.Kenneth Graunke1-0/+13
2015-10-21i965: Implement nir_intrinsic_load_primitive.Kenneth Graunke1-0/+8
2015-10-21i965: Add a fs_visitor constructor that takes a brw_gs_compile.Kenneth Graunke2-3/+39
2015-10-21i965: Add a brw->scalar_gs flag controlled by INTEL_SCALAR_GS=1.Kenneth Graunke3-1/+8
2015-10-21i965: Make emit_urb_writes() reserve space for GS header information.Kenneth Graunke1-2/+16
2015-10-21i965: Make emit_urb_writes() only set EOT for the VS.Kenneth Graunke1-1/+1
2015-10-21i965: Make fs_visitor::emit_urb_writes reusable for scalar GS.Kenneth Graunke1-7/+7
2015-10-21i965: Introduce a brw_vue_prog_data::include_vue_handles flag.Kenneth Graunke2-0/+5
2015-10-21i965: Introduce a new SHADER_OPCODE_URB_READ_SIMD8 opcode.Kenneth Graunke5-0/+40
2015-10-21i965: Introduce new SHADER_OPCODE_URB_WRITE_SIMD8_MASKED/PER_SLOT opcodes.Kenneth Graunke5-0/+33
2015-10-21i965/gs: Do prog_data setup and other calculations in brw_compile_gsJason Ekstrand4-220/+222
2015-10-21i965/gs: Use NIR info for setting up prog_dataJason Ekstrand1-11/+13
2015-10-21i965/gs: Pull prog_data out of brw_gs_compileJason Ekstrand7-79/+80
2015-10-21i965/gs: Use NIR instead of the brw_geometry_program for GS metadataJason Ekstrand4-12/+9
2015-10-21i965/gs: Move the mem_ctx argument to brw_compile_gsJason Ekstrand3-4/+4
2015-10-21i965/gs: Set static_vertex_count unconditionally on GEN8+Jason Ekstrand1-1/+1
2015-10-21nir: Constify nir_gs_count_verticesJason Ekstrand2-2/+2
2015-10-21nir/info: Add more information about geometry shadersJason Ekstrand2-0/+16
2015-10-21i965: (trivial) rename computes stencil to gen9Ben Widawsky1-1/+1
2015-10-21i965: Correct the comment about fb write payloadBen Widawsky1-2/+2
2015-10-21mesa/glformats: Undo code changes from _mesa_base_tex_format() moveNanley Chery1-141/+8
2015-10-21i965: Mark compacted 3-src instructions as Gen8+.Matt Turner1-16/+16
2015-10-21i965: Add const to brw_compact_inst_bits.Matt Turner1-2/+2
2015-10-21i965: Add mask_control_ex field and handle it in compaction.Matt Turner2-0/+6
2015-10-21i965: Add devinfo->gen assertions for acc_wr_control.Matt Turner1-3/+3
2015-10-21i965: Prepare for next commit by adding more whitespace.Matt Turner1-14/+14
2015-10-21i965: Compact acc_wr_control only on Gen6+.Matt Turner1-2/+8
2015-10-21i965: Add devinfo parameter to brw_compact_inst_* funcs.Matt Turner2-57/+91
2015-10-21i965/vec4: Don't emit MOVs for unused URB slots.Matt Turner2-6/+14
generated by cgit v1.2.3 (git 2.39.1) at 2024-04-28 00:09:43 +0000