summaryrefslogtreecommitdiff
path: root/include
diff options
context:
space:
mode:
authorJordan Justen <jordan.l.justen@intel.com>2017-08-08 14:08:58 -0700
committerJordan Justen <jordan.l.justen@intel.com>2019-10-30 14:08:48 -0700
commit8125d7960b672bcd597a2687e3078899afc52560 (patch)
tree478970397cdff54e70af44dbcb12ef55d246fa87 /include
parent632995227c173274dcd618262118d1fe09c8eef5 (diff)
intel/dev: Add preliminary device info for Tigerlake
Reworks: * adjust 64-bit support, hiz (Jason Ekstrand) * sim-id (Lionel Landwerlin) * adjust threads, urb size (Rafael Antognolli) * adjust urb size (Kenneth Graunke) Signed-off-by: Jordan Justen <jordan.l.justen@intel.com> Reviewed-by: Kenneth Graunke <kenneth@whitecape.org>
Diffstat (limited to 'include')
-rw-r--r--include/pci_ids/iris_pci_ids.h7
1 files changed, 7 insertions, 0 deletions
diff --git a/include/pci_ids/iris_pci_ids.h b/include/pci_ids/iris_pci_ids.h
index e69de29bb2d..d4266b260e1 100644
--- a/include/pci_ids/iris_pci_ids.h
+++ b/include/pci_ids/iris_pci_ids.h
@@ -0,0 +1,7 @@
+CHIPSET(0x9A40, tgl_1x6x16, "Intel(R) Graphics (TGL GT2)")
+CHIPSET(0x9A49, tgl_1x6x16, "Intel(R) Graphics (TGL GT2)")
+CHIPSET(0x9A59, tgl_1x6x16, "Intel(R) Graphics (TGL GT2)")
+CHIPSET(0x9A60, tgl_1x2x16, "Intel(R) Graphics (TGL GT1)")
+CHIPSET(0x9A68, tgl_1x2x16, "Intel(R) Graphics (TGL GT1)")
+CHIPSET(0x9A70, tgl_1x2x16, "Intel(R) Graphics (TGL GT1)")
+CHIPSET(0x9A78, tgl_1x2x16, "Intel(R) Graphics (TGL GT1)")