summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c
AgeCommit message (Expand)AuthorFilesLines
2018-06-24drm/mediatek: add the DSI1 for component init conditionstu.hsieh@mediatek.com1-0/+1
2018-06-24drm/mediatek: add component DSI3stu.hsieh@mediatek.com1-0/+2
2018-06-24drm/mediatek: add component DSI2stu.hsieh@mediatek.com1-0/+2
2018-06-24drm/mediatek: add component DPI1stu.hsieh@mediatek.com1-0/+2
2018-06-24drm/mediatek: add ddp component PWM2stu.hsieh@mediatek.com1-0/+1
2018-06-24drm/mediatek: add ddp component PWM1stu.hsieh@mediatek.com1-0/+1
2018-06-24drm/mediatek: add ddp component OD1stu.hsieh@mediatek.com1-1/+2
2018-06-24drm/mediatek: add ddp component AAL1stu.hsieh@mediatek.com1-1/+2
2017-07-26drm: Convert to using %pOF instead of full_nameRob Herring1-4/+2
2017-06-27drm/mediatek: separate color module to fixup error memory reallocationyt.shen@mediatek.com1-78/+2
2017-04-08drm/mediatek: add support for Mediatek SoC MT2701yt.shen@mediatek.com1-0/+7
2017-04-08drm/mediatek: add BLS componentyt.shen@mediatek.com1-1/+4
2017-04-08drm/mediatek: add *driver_data for different hardware settingsyt.shen@mediatek.com1-8/+49
2016-11-24drm/mediatek: fix a typo of DISP_OD_CFG to OD_RELAYMODEBibby Hsieh1-1/+1
2016-11-18Revert "drm/mediatek: fix a typo of OD_CFG to OD_RELAYMODE"Dave Airlie1-1/+1
2016-10-19drm/mediatek: fix a typo of OD_CFG to OD_RELAYMODEBibby Hsieh1-1/+1
2016-08-11drm/mediatek: set mt8173 dithering functionBibby Hsieh1-12/+60
2016-08-11drm/mediatek: Add gamma correction.Bibby Hsieh1-0/+31
2016-08-11drm/mediatek: Add GAMMA engine basic functionBibby Hsieh1-1/+28
2016-08-11drm/mediatek: Add AAL engine basic functionBibby Hsieh1-1/+28
2016-05-06drm/mediatek: Add DRM Driver for Mediatek SoC MT8173.CK Hu1-0/+225
generated by cgit v1.2.3 (git 2.39.1) at 2024-04-30 09:13:24 +0000