summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display/intel_ddi.c
AgeCommit message (Expand)AuthorFilesLines
2020-04-20drm/i915/display: Load DP_TP_CTL/STATUS offset before use itJosé Roberto de Souza1-3/+11
2020-04-06drm/i915/dp: Return the right vswing tablesJosé Roberto de Souza1-2/+3
2020-04-06drm/i915/icl+: Don't enable DDI IO power on a TypeC port in TBT modeImre Deak1-1/+5
2020-03-05drm/i915/display: Decrease log levelSwati Sharma1-2/+3
2020-03-04drm/i915/ehl: Check PHY type before reading DPLL frequencyMatt Roper1-1/+2
2020-03-02drm/i915/skl, cnl: Split out the WRPLL/LCPLL frequency calculationImre Deak1-2/+2
2020-03-02drm/i915: Move DPLL frequency calculation to intel_dpll_mgr.cImre Deak1-432/+10
2020-03-02drm/i915/hsw: Use the DPLL ID when calculating DPLL clockImre Deak1-9/+8
2020-03-02drm/i915: Keep the global DPLL state in a DPLL specific structImre Deak1-6/+6
2020-02-23drm/i915/display/ddi: Make WARN* drm specific where drm_device ptr is availablePankaj Bharadiya1-41/+51
2020-02-20drm/i915/dp: Compute port sync crtc states post compute_config()Manasi Navare1-0/+107
2020-02-15drm/i915/mst: Set intel_dp_set_m_n() for MST slavesJosé Roberto de Souza1-2/+3
2020-02-10drm/i915/tgl: Update cdclk voltage level settingsMatt Roper1-1/+3
2020-02-10drm/i915/ehl: Update port clock voltage level requirementsMatt Roper1-1/+3
2020-02-10drm/i915/display/ehl: Add HBR2 and HBR3 voltage swing tableJosé Roberto de Souza1-1/+33
2020-02-06drm/i915/display: Set TRANS_DDI_MODE_SELECT to default value when clearing DD...José Roberto de Souza1-4/+7
2020-02-05drm/i915/hdcp: move update pipe code to hdcpJani Nikula1-33/+1
2020-01-31drm/i915: move intel_dp_set_m_n() to encoder for DDI platformsJani Nikula1-0/+2
2020-01-31drm/i915: move pipe, pch and vblank enable to encoders on DDI platformsJani Nikula1-0/+6
2020-01-29drm/i915/ddi: use intel_de_*() functions for register accessJani Nikula1-224/+240
2020-01-24drm/i915/dc3co: Avoid full modeset when EXITLINE needs to be changedJosé Roberto de Souza1-86/+0
2020-01-22drm/i915/display: Make WARN* drm specific where encoder ptr is availablePankaj Bharadiya1-2/+4
2020-01-21drm/i915: Use intel_attached_encoder()Ville Syrjälä1-1/+1
2020-01-21drm/i915/bios: add intel_bios_port_supports_*()Jani Nikula1-6/+6
2020-01-21drm/i915/bios: intel_bios_hdmi_boost_level()Jani Nikula1-3/+2
2020-01-21drm/i915/bios: intel_bios_dp_boost_level()Jani Nikula1-3/+2
2020-01-21drm/i915/bios: add intel_bios_hdmi_level_shift()Jani Nikula1-8/+6
2020-01-14drm/i915/dp/tgl+: Update combo phy vswing tablesJosé Roberto de Souza1-4/+51
2020-01-13drm/i915: Pass intel_encoder to enc_to_*()Ville Syrjälä1-31/+32
2020-01-09drm/i915: Fix MST disable sequenceVille Syrjälä1-10/+12
2020-01-08drm/i915/display: Fix warning about MST and DDI restrictionsJosé Roberto de Souza1-1/+4
2020-01-08drm/i915/display/icl+: Do not program clockgatingJosé Roberto de Souza1-72/+0
2019-12-30drm/i915/dp: Disable Port sync mode correctly on teardownManasi Navare1-6/+1
2019-12-28drm/i915: prefer 3-letter acronym for ironlakeLucas De Marchi1-1/+1
2019-12-28drm/i915: prefer 3-letter acronym for skylakeLucas De Marchi1-1/+1
2019-12-28drm/i915: prefer 3-letter acronym for haswellLucas De Marchi1-2/+2
2019-12-23drm/i915/dp: Fix MST disable sequenceJosé Roberto de Souza1-9/+22
2019-12-23drm/i915/tgl: Select master transcoder for MST streamJosé Roberto de Souza1-2/+12
2019-12-18drm/i915/display: fix phy nameLucas De Marchi1-1/+1
2019-12-18drm/i915/display: use clk_off name to avoid double negationLucas De Marchi1-5/+3
2019-12-18drm/i915/display: move clk off sanitize to its own functionLucas De Marchi1-25/+32
2019-12-18drm/i915: Move stuff from haswell_crtc_disable() into encoder .post_disable()Ville Syrjälä1-0/+35
2019-12-18drm/i915: Nuke .post_pll_disable() for DDI platformsVille Syrjälä1-19/+10
2019-12-18drm/i915: Call hsw_fdi_link_train() directly()Ville Syrjälä1-8/+4
2019-12-11drm/i915/dsc: add basic hardware state readout supportJani Nikula1-0/+2
2019-12-09drm/i915/hdcp: Nuke intel_hdcp_transcoder_config()Ville Syrjälä1-1/+4
2019-12-06drm/i915/display/tgl: Fix the order of the step to turn transcoder clock offJosé Roberto de Souza1-1/+9
2019-12-03drm/i915/display/mst: Move DPMS_OFF call to post_disableJosé Roberto de Souza1-7/+7
2019-12-03drm/i915/dp: Power down sink before disable pipe/transcoder clockJosé Roberto de Souza1-1/+1
2019-11-19drm/i915/tgl: Add DKL PHY vswing table for HDMIMatt Roper1-5/+24
generated by cgit v1.2.3 (git 2.39.1) at 2024-05-01 01:08:05 +0000