summaryrefslogtreecommitdiff
path: root/src/xvmc/shader/vld/read_field_x1y1_uv.g4i
blob: 816dd7247e309a0e1a37bc4aabf76f0d3b0d3328 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
/* GRF allocation:
   g1~g30: constant buffer
           g1~g2:intra IQ matrix
           g3~g4:non intra IQ matrix
           g5~g20:IDCT table
   g31:    thread payload 
   g58~g81:reference data
   g82:    thread payload backup
   g83~g106:IDCT data
   g115:   message descriptor for reading reference data   */
mov (1) g115.8<1>UD 0x07000FUD {align1};
send (16) 0 g40.0<1>UW g115<8,8,1>UW read(surface_u, 2, 0, 2) mlen 1 rlen 4 {align1};//U
send (16) 0 g45.0<1>UW g115<8,8,1>UW read(surface_v, 2, 0, 2) mlen 1 rlen 4 {align1};//V
mov (1) g115.8<1>UD 0x01000FUD {align1};
add (1) g115.4<1>UD g115.4<1,1,1>UD 8UD {align1};
send (16) 0 g44.0<1>UW g115<8,8,1>UW read(surface_u, 2, 0, 2) mlen 1 rlen 1 {align1};//U
send (16) 0 g49.0<1>UW g115<8,8,1>UW read(surface_v, 2, 0, 2) mlen 1 rlen 1 {align1};//V
//U
add (16) g32.0<1>UW g40.0<16,8,1>UB g41.0<16,8,1>UB {align1};
add (16) g33.0<1>UW g41.0<16,8,1>UB g42.0<16,8,1>UB {align1};
add (16) g34.0<1>UW g42.0<16,8,1>UB g43.0<16,8,1>UB {align1};
add (16) g35.0<1>UW g43.0<16,8,1>UB g44.0<16,8,1>UB {align1};

add (16) g32.0<1>UW g32.0<16,8,1>UW g40.1<16,8,1>UB {align1};
add (16) g33.0<1>UW g33.0<16,8,1>UW g41.1<16,8,1>UB {align1};
add (16) g34.0<1>UW g34.0<16,8,1>UW g42.1<16,8,1>UB {align1};
add (16) g35.0<1>UW g35.0<16,8,1>UW g43.1<16,8,1>UB {align1};

add (16) g32.0<1>UW g32.0<16,8,1>UW g41.1<16,8,1>UB {align1};
add (16) g33.0<1>UW g33.0<16,8,1>UW g42.1<16,8,1>UB {align1};
add (16) g34.0<1>UW g34.0<16,8,1>UW g43.1<16,8,1>UB {align1};
add (16) g35.0<1>UW g35.0<16,8,1>UW g44.1<16,8,1>UB {align1};
//V
add (16) g36.0<1>UW g45.0<16,8,1>UB g46.0<16,8,1>UB {align1};
add (16) g37.0<1>UW g46.0<16,8,1>UB g47.0<16,8,1>UB {align1};
add (16) g38.0<1>UW g47.0<16,8,1>UB g48.0<16,8,1>UB {align1};
add (16) g39.0<1>UW g48.0<16,8,1>UB g49.0<16,8,1>UB {align1};

add (16) g36.0<1>UW g36.0<16,8,1>UW g45.1<16,8,1>UB {align1};
add (16) g37.0<1>UW g37.0<16,8,1>UW g46.1<16,8,1>UB {align1};
add (16) g38.0<1>UW g38.0<16,8,1>UW g47.1<16,8,1>UB {align1};
add (16) g39.0<1>UW g39.0<16,8,1>UW g48.1<16,8,1>UB {align1};

add (16) g36.0<1>UW g36.0<16,8,1>UW g46.1<16,8,1>UB {align1};
add (16) g37.0<1>UW g37.0<16,8,1>UW g47.1<16,8,1>UB {align1};
add (16) g38.0<1>UW g38.0<16,8,1>UW g48.1<16,8,1>UB {align1};
add (16) g39.0<1>UW g39.0<16,8,1>UW g49.1<16,8,1>UB {align1};

shr (32) g32.0<1>UW g32.0<16,16,1>UW 2UW {align1 compr};
shr (32) g34.0<1>UW g34.0<16,16,1>UW 2UW {align1 compr};
shr (32) g36.0<1>UW g36.0<16,16,1>UW 2UW {align1 compr};
shr (32) g38.0<1>UW g38.0<16,16,1>UW 2UW {align1 compr};