summaryrefslogtreecommitdiff
path: root/src/intel_batchbuffer.c
AgeCommit message (Expand)AuthorFilesLines
2012-05-23intel: convert to new screen conversion APIsDave Airlie1-1/+1
2012-03-15uxa: Simplify flush trackingChris Wilson1-10/+5
2012-03-15uxa: Kill the complicated in-flight trackingChris Wilson1-24/+0
2011-11-16Compile out UXA if so desiredChris Wilson1-0/+2
2011-10-11snb: implement PIPE_CONTROL workaroundDaniel Vetter1-8/+42
2011-05-09Add support for Ivybridge chipset.Eric Anholt1-1/+3
2011-05-07Ensure that the partial batch is flushed upon the blockhandlerChris Wilson1-9/+0
2011-04-08intel: Restore manual flush for old kernelsChris Wilson1-0/+9
2011-04-08Tell users to grab i915_error_state on gpu hangsDaniel Vetter1-0/+1
2011-04-07gen6: Invalidate texture cacheChris Wilson1-0/+1
2011-04-04Take advantage of the kernel flush for dirty bo in the busy ioctlChris Wilson1-8/+2
2011-04-04i965: segregate each vertex element into its own bufferChris Wilson1-0/+3
2010-12-03Wait on the current buffer to complete when running synchronously.Chris Wilson1-29/+3
2010-12-03i965: Amalgamate surface binding tablesChris Wilson1-22/+28
2010-12-03i965: Upload an entire vbo in a single pwrite, rather than per-rectangleChris Wilson1-2/+3
2010-11-05Wait for any pending rendering before switching modes.Chris Wilson1-0/+3
2010-11-01add BLT ring supportZou Nan hai1-21/+30
2010-11-01Xv: setup pipeline for Xv on SandybridgeXiang, Haihao1-6/+19
2010-10-07Include a chipset generation number to clarify device specific paths.Chris Wilson1-2/+2
2010-06-25Rename common infrastructure to the intel namespace.Chris Wilson1-0/+280
generated by cgit v1.2.3 (git 2.39.1) at 2024-05-20 15:17:15 +0000