1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
|
/*
* Copyright 1998-2001 by Alan Hourihane, Wigan, England.
*
* Permission to use, copy, modify, distribute, and sell this software and its
* documentation for any purpose is hereby granted without fee, provided that
* the above copyright notice appear in all copies and that both that
* copyright notice and this permission notice appear in supporting
* documentation, and that the name of Alan Hourihane not be used in
* advertising or publicity pertaining to distribution of the software without
* specific, written prior permission. Alan Hourihane makes no representations
* about the suitability of this software for any purpose. It is provided
* "as is" without express or implied warranty.
*
* ALAN HOURIHANE DISCLAIMS ALL WARRANTIES WITH REGARD TO THIS SOFTWARE,
* INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS, IN NO
* EVENT SHALL ALAN HOURIHANE BE LIABLE FOR ANY SPECIAL, INDIRECT OR
* CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE,
* DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
* TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
* PERFORMANCE OF THIS SOFTWARE.
*
* Authors: Alan Hourihane, <alanh@fairlite.demon.co.uk>
*
* Modified from IBMramdac.c to support TI RAMDAC routines
* by Jens Owen, <jens@tungstengraphics.com>.
*
* glintOutTIIndReg() and glintInTIIndReg() are used to access
* the indirect TI RAMDAC registers only.
*/
/* $XFree86: xc/programs/Xserver/hw/xfree86/drivers/glint/TIramdac.c,v 1.4 2001/01/31 16:14:52 alanh Exp $ */
#ifdef HAVE_CONFIG_H
#include "config.h"
#endif
#include "xf86.h"
#include "xf86_OSproc.h"
#include "xf86PciInfo.h"
#include "xf86Pci.h"
#include "TI.h"
#include "glint_regs.h"
#include "glint.h"
#define TI_WRITE_ADDR 0x4000
#define TI_RAMDAC_DATA 0x4008
#define TI_PIXEL_MASK 0x4010
#define TI_READ_ADDR 0x4018
#define TI_CURS_COLOR_WRITE_ADDR 0x4020
#define TI_CURS_COLOR_DATA 0x4028
#define TI_CURS_COLOR_READ_ADDR 0x4038
#define TI_DIRECT_CURS_CTRL 0x4048
#define TI_INDEX_DATA 0x4050
#define TI_CURS_RAM_DATA 0x4058
#define TI_CURS_X_LOW 0x4060
#define TI_CURS_X_HIGH 0x4068
#define TI_CURS_Y_LOW 0x4070
#define TI_CURS_Y_HIGH 0x4078
void
glintOutTIIndReg(ScrnInfoPtr pScrn,
CARD32 reg, unsigned char mask, unsigned char data)
{
GLINTPtr pGlint = GLINTPTR(pScrn);
unsigned char tmp = 0x00;
int offset;
if ((reg & 0xf0) == 0xa0) { /* this is really a direct register write */
offset = TI_WRITE_ADDR + ((reg & 0xf) << 3);
if (mask != 0x00)
tmp = GLINT_READ_REG(offset) & mask;
GLINT_SLOW_WRITE_REG(tmp | data, offset);
}
else { /* normal indirect access */
GLINT_SLOW_WRITE_REG(reg & 0xFF, TI_WRITE_ADDR);
if (mask != 0x00)
tmp = GLINT_READ_REG(TI_INDEX_DATA) & mask;
GLINT_SLOW_WRITE_REG(tmp | data, TI_INDEX_DATA);
}
}
unsigned char
glintInTIIndReg (ScrnInfoPtr pScrn, CARD32 reg)
{
GLINTPtr pGlint = GLINTPTR(pScrn);
unsigned char ret;
int offset;
if ((reg & 0xf0) == 0xa0) { /* this is really a direct register write */
offset = TI_WRITE_ADDR + ((reg & 0xf) << 3);
ret = GLINT_READ_REG(offset);
}
else { /* normal indirect access */
GLINT_SLOW_WRITE_REG(reg & 0xFF, TI_WRITE_ADDR);
ret = GLINT_READ_REG(TI_INDEX_DATA);
}
return (ret);
}
void
glintTIWriteAddress (ScrnInfoPtr pScrn, CARD32 index)
{
GLINTPtr pGlint = GLINTPTR(pScrn);
GLINT_SLOW_WRITE_REG(index, TI_WRITE_ADDR);
}
void
glintTIWriteData (ScrnInfoPtr pScrn, unsigned char data)
{
GLINTPtr pGlint = GLINTPTR(pScrn);
GLINT_SLOW_WRITE_REG(data, TI_RAMDAC_DATA);
}
void
glintTIReadAddress (ScrnInfoPtr pScrn, CARD32 index)
{
GLINTPtr pGlint = GLINTPTR(pScrn);
GLINT_SLOW_WRITE_REG(0xFF, TI_PIXEL_MASK);
GLINT_SLOW_WRITE_REG(index, TI_READ_ADDR);
}
unsigned char
glintTIReadData (ScrnInfoPtr pScrn)
{
GLINTPtr pGlint = GLINTPTR(pScrn);
return(GLINT_READ_REG(TI_RAMDAC_DATA));
}
Bool
glintTIHWCursorInit(ScreenPtr pScreen)
{
ScrnInfoPtr pScrn = xf86Screens[pScreen->myNum];
GLINTPtr pGlint = GLINTPTR(pScrn);
xf86CursorInfoPtr infoPtr;
infoPtr = xf86CreateCursorInfoRec();
if(!infoPtr) return FALSE;
pGlint->CursorInfoRec = infoPtr;
(*pGlint->RamDac->HWCursorInit)(infoPtr);
return(xf86InitCursor(pScreen, infoPtr));
}
/* Special cases */
/* GMX2000 */
void
GMX2000OutIndReg(ScrnInfoPtr pScrn,
CARD32 reg, unsigned char mask, unsigned char data)
{
GLINTPtr pGlint = GLINTPTR(pScrn);
ACCESSCHIP2();
glintOutTIIndReg(pScrn, reg, mask, data);
ACCESSCHIP1();
}
unsigned char
GMX2000InIndReg (ScrnInfoPtr pScrn, CARD32 reg)
{
GLINTPtr pGlint = GLINTPTR(pScrn);
unsigned char ret;
ACCESSCHIP2();
ret = glintInTIIndReg(pScrn, reg);
ACCESSCHIP1();
return (ret);
}
void
GMX2000WriteAddress (ScrnInfoPtr pScrn, CARD32 index)
{
GLINTPtr pGlint = GLINTPTR(pScrn);
ACCESSCHIP2();
glintTIWriteAddress(pScrn, index);
ACCESSCHIP1();
}
void
GMX2000WriteData (ScrnInfoPtr pScrn, unsigned char data)
{
GLINTPtr pGlint = GLINTPTR(pScrn);
ACCESSCHIP2();
glintTIWriteData(pScrn, data);
ACCESSCHIP1();
}
void
GMX2000ReadAddress (ScrnInfoPtr pScrn, CARD32 index)
{
GLINTPtr pGlint = GLINTPTR(pScrn);
ACCESSCHIP2();
glintTIReadAddress(pScrn, index);
ACCESSCHIP1();
}
unsigned char
GMX2000ReadData (ScrnInfoPtr pScrn)
{
GLINTPtr pGlint = GLINTPTR(pScrn);
unsigned char ret;
ACCESSCHIP2();
ret = glintTIReadData(pScrn);
ACCESSCHIP1();
return (ret);
}
|
