From eff6dea691fd9075cb7649d82ac98d974f276261 Mon Sep 17 00:00:00 2001
From: Tom Stellard <thomas.stellard@amd.com>
Date: Wed, 17 Oct 2012 19:38:53 +0000
Subject: R600: Organize pseudo instruction in R600Instructions.td

---
 lib/Target/AMDGPU/R600Instructions.td | 37 ++++++++++-------------------------
 1 file changed, 10 insertions(+), 27 deletions(-)

diff --git a/lib/Target/AMDGPU/R600Instructions.td b/lib/Target/AMDGPU/R600Instructions.td
index 2a468abdb75..ada6587c3b3 100644
--- a/lib/Target/AMDGPU/R600Instructions.td
+++ b/lib/Target/AMDGPU/R600Instructions.td
@@ -313,15 +313,6 @@ class R600_3OP <bits<5> inst, string opName, list<dag> pattern,
   let Inst{63-32} = Word1;
 }
 
-let isTerminator = 1, isBranch = 1, isPseudo = 1 in {
-def JUMP : InstR600 <0x10,
-          (outs),
-          (ins brtarget:$target, R600_Pred:$p),
-          "JUMP $target ($p)",
-          [], AnyALU
-  >;
-}
-
 class R600_REDUCTION <bits<11> inst, dag ins, string asm, list<dag> pattern,
                       InstrItinClass itin = VecALU> :
   InstR600 <inst,
@@ -1371,25 +1362,18 @@ def PRED_X : InstR600 <
   let FlagOperandIdx = 3;
 }
 
-} // End isPseudo = 1
+let isTerminator = 1, isBranch = 1 in {
 
-let isCodeGenOnly = 1 in {
-
-  def MULLIT : AMDGPUShaderInst <
-    (outs R600_Reg128:$dst),
-    (ins R600_Reg32:$src0, R600_Reg32:$src1, R600_Reg32:$src2),
-    "MULLIT $dst, $src0, $src1",
-    [(set R600_Reg128:$dst, (int_AMDGPU_mullit R600_Reg32:$src0, R600_Reg32:$src1, R600_Reg32:$src2))]
+def JUMP : InstR600 <0x10,
+          (outs),
+          (ins brtarget:$target, R600_Pred:$p),
+          "JUMP $target ($p)",
+          [], AnyALU
   >;
 
-let usesCustomInserter = 1, isPseudo = 1 in {
+}  // End isTerminator = 1, isBranch = 1
 
-class R600PreloadInst <string asm, Intrinsic intr> : AMDGPUInst <
-  (outs R600_TReg32:$dst),
-  (ins),
-  asm,
-  [(set R600_TReg32:$dst, (intr))]
->;
+let usesCustomInserter = 1 in {
 
 def R600_LOAD_CONST : AMDGPUShaderInst <
   (outs R600_Reg32:$dst),
@@ -1419,9 +1403,8 @@ def TXD_SHADOW: AMDGPUShaderInst <
   [(set R600_Reg128:$dst, (int_AMDGPU_txd R600_Reg128:$src0, R600_Reg128:$src1, R600_Reg128:$src2, imm:$src3, TEX_SHADOW:$src4))]
 >;
 
-} // End usesCustomInserter = 1, isPseudo = 1
-
-} // End isCodeGenOnly = 1
+} // End isPseudo = 1
+} // End usesCustomInserter = 1
 
 def CLAMP_R600 :  CLAMP <R600_Reg32>;
 def FABS_R600 : FABS<R600_Reg32>;
-- 
cgit v1.2.3