summaryrefslogtreecommitdiff
path: root/test
AgeCommit message (Expand)AuthorFilesLines
2014-01-22[Sparc] Do not add PC to _GLOBAL_OFFSET_TABLE_ address to access GOT in absol...Venkatraman Govindaraju1-4/+2
2014-01-21CodeGen: Stop treating vectors as aggregatesDuncan P. N. Exon Smith1-0/+23
2014-01-21Tweak the spelling of the asserts requirement a bit more. This makes itChandler Carruth2-2/+2
2014-01-21Fix PR18572 - llc crash during GenericScheduler::initPolicy().Andrew Trick1-0/+20
2014-01-21Forgot to add testcase for r198590David Majnemer2-0/+15
2014-01-21Fix pointer info on PPC byval storesHal Finkel1-0/+17
2014-01-21[NVPTX] Add missing patterns for div.approx with immediate denominatorJustin Holewinski1-0/+8
2014-01-21tools: support decoding ARM EHABI opcodes in readobjSaleem Abdulrasool2-41/+161
2014-01-21ARM IAS: add support for .unwind_raw directiveSaleem Abdulrasool2-0/+186
2014-01-21ARM IAS: support .personalityindexSaleem Abdulrasool2-0/+324
2014-01-21[AArch64 NEON] Fix a bug caused by undef lane when generating VEXT.Kevin Qin1-0/+32
2014-01-20[X86] Teach how to combine a vselect into a movss/movsdAndrea Di Biagio6-27/+320
2014-01-20Debug info: On ARM ensure that all __TEXT sections come before theAdrian Prantl1-0/+18
2014-01-20Revert "Debug info: On ARM ensure that the data sections come before the"Adrian Prantl1-26/+0
2014-01-20Remove the useless pseudo instructions VDUPfdf and VDUPfqf, replacing them wi...James Molloy1-1/+33
2014-01-20Fix misched-aa-colored.ll to require asserts (trying again)Hal Finkel1-2/+1
2014-01-20Fix misched-aa-colored.ll to require asserts.Hal Finkel1-0/+4
2014-01-20Update IR when merging slots in stack coloringHal Finkel2-70/+186
2014-01-20[x86] Fix disassembly of MOV16ao16 et al.David Woodhouse1-0/+86
2014-01-20[x86] Fix 16-bit disassembly of JCXZ/JECXZDavid Woodhouse1-2/+2
2014-01-20[x86] Rename MOVSD/STOSD/LODSD/OUTSD to MOVSL/STOSL/LODSL/OUTSLDavid Woodhouse1-9/+9
2014-01-20[x86] Fix disassembly of callw instructionDavid Woodhouse1-2/+2
2014-01-20[x86] Fix 16-bit handling of OpSize bitDavid Woodhouse1-0/+788
2014-01-20[x86] Support i386-*-*-code16 triple for emitting 16-bit codeDavid Woodhouse2-4/+31
2014-01-20[PM] Wire up the Verifier for the new pass manager and connect it to theChandler Carruth1-0/+30
2014-01-20ARM: add tlsldo relocationKai Nacke1-0/+5
2014-01-20[ARM] Do not generate Tag_DIV_use=AllowDIVExt when hardware div is non-option...Artyom Skrobov1-5/+23
2014-01-20Revert r199628: "[AArch64 NEON] Fix a bug caused by undef lane when generatin...Chandler Carruth1-32/+0
2014-01-20Fix all the remaining lost-fast-math-flags bugs I've been able to find. The ...Owen Anderson3-0/+38
2014-01-20[AArch64 NEON] Fix a bug caused by undef lane when generating VEXT.Kevin Qin1-0/+32
2014-01-20[AArch64 NEON] Accept both #0.0 and #0 for comparing with floating point zero...Kevin Qin3-12/+62
2014-01-19InstCombine: Modernize a bunch of cast combines.Benjamin Kramer2-0/+57
2014-01-19InstCombine: Replace a hand-rolled version of isKnownToBeAPowerOfTwo with the...Benjamin Kramer1-2/+2
2014-01-19InstCombine: Teach most integer add/sub/mul/div combines how to deal with vec...Benjamin Kramer7-6/+142
2014-01-19InstCombine: Refactor fmul/fdiv combines to handle vectors.Benjamin Kramer2-0/+40
2014-01-19Fix a really nasty SROA bug with how we handled out-of-bounds memcpyChandler Carruth1-0/+15
2014-01-19ARM ELF: ensure that the tag types are correctedSaleem Abdulrasool1-0/+18
2014-01-19ARM: update build attributes for ABI r2.09Saleem Abdulrasool2-3/+10
2014-01-19LoopVectorizer: A reduction that has multiple uses of the reduction value is notArnold Schwaighofer1-0/+42
2014-01-19[PM] Make the verifier work independently of any pass manager.Chandler Carruth1-3/+2
2014-01-18Don't refuse to transform constexpr(call(arg, ...)) to call(constexpr(arg), ....Nick Lewycky1-0/+12
2014-01-18ARM: Let the assembler reject v5 instructions in v4 mode.Benjamin Kramer1-0/+8
2014-01-18[CMake] Add llvm-tblgen to dependencies of check-llvm.NAKAMURA Takumi1-0/+1
2014-01-18InstCombine: Make the (fmul X, -1.0) -> (fsub -0.0, X) transform handle vecto...Benjamin Kramer1-0/+9
2014-01-18Debug info (LTO): Move the creation of accessibility flags toAdrian Prantl2-0/+217
2014-01-18Fix more instances of dropped fast math flags when optimizing FADD instructio...Owen Anderson2-0/+25
2014-01-17Add an inalloca flag to allocasReid Kleckner3-3/+37
2014-01-17llvm-objdump/COFF: Print ordinal base number.Rui Ueyama1-0/+1
2014-01-17Add two new calling conventions for runtime callsJuergen Ributzka2-0/+190
2014-01-17[mips][msa] Correct pattern for LSADaniel Sanders1-2/+2
generated by cgit v1.2.3 (git 2.39.1) at 2024-04-26 23:01:14 +0000