summaryrefslogtreecommitdiff
path: root/test/CodeGen/X86/2009-02-26-MachineLICMBug.ll
AgeCommit message (Expand)AuthorFilesLines
2012-07-26Eliminate a batch of uses of sub_ss and sub_sd in the X86 target.Jakob Stoklund Olesen1-1/+1
2012-07-02Convert the uses of '|&' to use '2>&1 |' instead, which works on oldChandler Carruth1-1/+1
2012-07-02Convert all tests using TCL-style quoting to use shell-style quoting.Chandler Carruth1-1/+1
2012-04-27Add mcpu to tests to prevent them from using AVX instructions on Sandy Bridge...Craig Topper1-2/+2
2010-10-20More accurate estimate / tracking of register pressure.Evan Cheng1-1/+1
2010-10-19Re-enable register pressure aware machine licm with fixes. Hoist() may haveEvan Cheng1-1/+1
2010-10-19Revert r116781 "- Add a hook for target to determine whether an instruction defDaniel Dunbar1-1/+1
2010-10-19- Add a hook for target to determine whether an instruction def isEvan Cheng1-1/+1
2010-08-28fix the buildvector->insertp[sd] logic to not always create a redundantChris Lattner1-1/+1
2010-07-14Re-enable the test with fix.Evan Cheng1-3/+2
2010-07-14temporarily disable to test to fix buildbots.Chris Lattner1-2/+3
2010-07-14Teach ProcessImplicitDefs to transform more COPY instructions into IMPLICIT_D...Evan Cheng1-1/+1
2010-03-26Try trivial remat before the coalescer gives up on a vr / physreg coalescing ...Evan Cheng1-0/+9
2010-03-25Make the NDEBUG assertion stronger and more clear what is Chris Lattner1-1/+1
2010-01-11Make this test less trivial, to avoid spurious failures.Dan Gohman1-2/+2
2009-09-08Eliminate more uses of llvm-as and llvm-dis.Dan Gohman1-1/+1
2009-02-27MachineLICM CSE should match destination register classes; avoid hoisting imp...Evan Cheng1-0/+47