summaryrefslogtreecommitdiff
path: root/test/CodeGen/CellSPU
AgeCommit message (Expand)AuthorFilesLines
2012-10-02Fix broken tests.Benjamin Kramer1-2/+2
2012-08-08Add test triples to fix win32 failures. Revert workaround from r161292.Bob Wilson1-1/+1
2012-08-03Refactor and check "onlyReadsMemory" before optimizing builtins.Bob Wilson2-4/+4
2012-07-17Implement r160312 as target indepedenet dag combine.Evan Cheng1-4/+2
2012-07-02Convert all tests using TCL-style quoting to use shell-style quoting.Chandler Carruth3-33/+33
2012-07-02Rewrite three tests that had truly egregious abuses of 'grep' in them toChandler Carruth3-32/+643
2012-04-16Flip the new block-placement pass to be on by default.Chandler Carruth1-1/+1
2012-04-071. Remove the part of r153848 which optimizes shuffle-of-shuffle into a newNadav Rotem1-1/+1
2012-04-01This commit contains a few changes that had to go in together.Nadav Rotem1-1/+1
2012-03-25Continue cleanup of LIT, getting rid of the remaining artifacts from dejagnuEli Bendersky1-8/+1
2012-02-16Replace all instances of dg.exp file with lit.local.cfg, since all tests are ...Eli Bendersky2-5/+13
2012-02-12This patch addresses the problem of poor code generation for the zextNadav Rotem1-1/+1
2012-01-17Transform: (EXTRACT_VECTOR_ELT( VECTOR_SHUFFLE )) -> EXTRACT_VECTOR_ELT.Nadav Rotem1-2/+2
2011-11-12Remove histogram tests.Jakob Stoklund Olesen2-56/+0
2011-11-03Reapply r143206, with fixes. Disallow physical register lifetimesDan Gohman6-0/+19
2011-10-29Revert r143206, as there are still some failing tests.Dan Gohman6-19/+0
2011-10-28Reapply r143177 and r143179 (reverting r143188), with schedulerDan Gohman6-0/+19
2011-10-28Speculatively disable Dan's commits 143177 and 143179 to see ifDuncan Sands6-19/+0
2011-10-28Eliminate LegalizeOps' LegalizedNodes map and have it just call RAUWDan Gohman6-0/+19
2011-10-16Enable element promotion type legalization by deafault.Nadav Rotem3-27/+13
2011-10-16Fix a bug in LowerV2I64Splat, which generated a BUILD_VECTOR for which there wasNadav Rotem1-0/+4
2011-10-13Mark 'branch indirect' instruction as an indirect branch.Kalle Raiskila1-6/+6
2011-09-02Pass signed (not unsigned) 10 bit field to SPU 'ori' instruction.Kalle Raiskila1-1/+12
2011-06-17make the asmparser reject function and type redefinitions. 'Merging' hasn't ...Chris Lattner1-3/+0
2011-06-17manually upgrade a bunch of tests to modern syntax, and remove some thatChris Lattner7-61/+61
2011-04-09don't test for codegen of 'store undef'Chris Lattner1-4/+8
2011-03-11Roll r127459 back in:Cameron Zwarich1-1/+1
2011-03-11Revert r127459, "Optimize trivial branches in CodeGenPrepare, which often getDaniel Dunbar1-1/+1
2011-03-11Optimize trivial branches in CodeGenPrepare, which often get created from theCameron Zwarich1-1/+1
2011-03-09Fix mistyped CHECK lines.Benjamin Kramer1-3/+3
2011-03-04Be nice to Xcore and the XMOS assembler and avoid quoting section namesJoerg Sonnenberger1-1/+1
2011-03-04Allow vector shifts (shl,lshr,ashr) on SPU.Kalle Raiskila1-6/+55
2011-03-04Allow load from constant on SPU.Kalle Raiskila2-0/+15
2011-03-03Bug#9033: For the ELF assembler output, always quote the section name.Joerg Sonnenberger1-1/+1
2011-02-13fix visitShift to properly zero extend the shift amount if the provided operandChris Lattner1-1/+1
2011-01-20Allow sign-extending of i8 and i16 to i128 on SPU. Kalle Raiskila1-0/+21
2011-01-17Don't crash SPU BE with memory accesses with big alignmnet.Kalle Raiskila1-0/+9
2010-12-17Don't feed 19 bit immediates to ILA.Kalle Raiskila1-2/+13
2010-12-06If dbg_declare() or dbg_value() is not lowered by isel then emit DEBUG messag...Devang Patel1-24/+19
2010-11-29Handle lshr for i128 correctly on SPU also when Kalle Raiskila1-2/+14
2010-11-29Enable PostRA scheduling for SPU. Kalle Raiskila2-4/+4
2010-11-24Allow for 'fcmp ogt' in SPU.Kalle Raiskila1-6/+19
2010-11-23Division by pow-of-2 is not cheap on SPU, do it with Kalle Raiskila1-0/+22
2010-11-22Fix a bug with extractelement on SPU.Kalle Raiskila1-1/+13
2010-11-12Fix memory access lowering on SPU, addingKalle Raiskila3-1/+26
2010-10-26Change v64 datalayout in SPU.Kalle Raiskila2-2/+15
2010-10-18Improve lowering of sext to i128 on SPU.Kalle Raiskila1-0/+3
2010-10-01Zap some redundant 'ori $?, $?, 0' from SPU.Kalle Raiskila1-0/+1
2010-09-16Change SPU register re-interpretations from OR to COPY_TO_REGCLASS instruction.Kalle Raiskila1-3/+2
2010-09-08Fix CellSPU vector shuffles, again.Kalle Raiskila1-0/+26