summaryrefslogtreecommitdiff
path: root/lib
AgeCommit message (Expand)AuthorFilesLines
2013-10-01Remove several unused variables.Rafael Espindola13-20/+6
2013-10-01[SystemZ] Allow integer OR involving high wordsRichard Sandiford4-13/+41
2013-10-01[SystemZ] Allow integer insertions with a high-word destinationRichard Sandiford4-2/+43
2013-10-01[SystemZ] Allow selects with a high-word destinationRichard Sandiford2-2/+4
2013-10-01[SystemZ] Add patterns to load a constant into a high word (IIHF)Richard Sandiford7-5/+59
2013-10-01[ARM] Remove an unused function from the disassembler.Joey Gouly1-11/+0
2013-10-01Test commit. Updated comment.Matheus Almeida1-1/+1
2013-10-01[SystemZ] Add register zero extensions involving at least one high wordRichard Sandiford3-2/+29
2013-10-01[ARM] Introduce the 'sevl' instruction in ARMv8.Joey Gouly5-29/+22
2013-10-01[SystemZ] Add truncating high-word stores (STCH and STHH)Richard Sandiford2-4/+24
2013-10-01[SystemZ] Add zero-extending high-word loads (LLCH and LLHH)Richard Sandiford2-2/+22
2013-10-01SCEVExpander: Fix a regression I introduced by to eagerly adding RAII objects.Benjamin Kramer1-1/+4
2013-10-01[SystemZ] Add sign-extending high-word loads (LBH and LHH)Richard Sandiford2-2/+22
2013-10-01[SystemZ] Use upper words of GR64s for codegenRichard Sandiford10-13/+184
2013-10-01[SystemZ] Reapply: Add definitions of LFH and STFHRichard Sandiford1-0/+4
2013-10-01[mips][msa] Added support for matching mod_[us] from normal IR (i.e. not intr...Daniel Sanders2-9/+23
2013-10-01This patch adds aliases for Mips sub instruction with immediate operands. Cor...Vladimir Medic2-2/+38
2013-10-01AVX-512: Added X86vzmovl patternsElena Demikhovsky1-0/+5
2013-10-01Remove 0 as a valid encoding for the m-mmmm field.Craig Topper1-2/+0
2013-10-01Remove unneeded fields from disassembler internal instruction format.Craig Topper2-20/+0
2013-10-01BEXTR should be defined to take same type for bother operands.Craig Topper1-1/+1
2013-10-01SelectionDAG: Clarify comments from r191600Tom Stellard1-2/+2
2013-10-01Adding multiple module support for MCJIT.Andrew Kaylor5-99/+366
2013-10-01Add the DW_AT_GNU_ranges_base attribute if we've emitted any rangesEric Christopher1-2/+11
2013-10-01Update comments.Eric Christopher1-2/+2
2013-10-01Fix code duplicationMatt Arsenault1-21/+10
2013-09-30Forgot to add a break statement.Preston Gurd1-0/+1
2013-09-30Reuse variableMatt Arsenault1-1/+1
2013-09-30The X86FixupLEAs pass for Intel Atom must not call convertToThreeAddressPreston Gurd1-0/+8
2013-09-30The DW_AT_GNU_pubnames/pubtypes attributes are actually formEric Christopher2-6/+58
2013-09-30Fix getOrInsertGlobal dropping the address space.Matt Arsenault1-2/+4
2013-09-30Use right address space size in InstCombineComparesMatt Arsenault1-3/+6
2013-09-30Constant fold ptrtoint + compare with address spacesMatt Arsenault1-1/+1
2013-09-30Debug Info: constify and rename from generateRef to getRef.Manman Ren2-9/+9
2013-09-30llvm-c: use typedef for function pointersAnders Waldenborg1-16/+8
2013-09-30[mips][msa] Direct Object Emission for I8 instructions.Jack Carter2-28/+39
2013-09-30[mips][msa] Direct Object Emission for I5 instructions.Jack Carter2-49/+64
2013-09-30[ARM] Clean up ARMAsmParser::validateInstruction().Tilmann Scheller1-38/+36
2013-09-30[mips][msa] Direct Object Emission for 2R instructions.Jack Carter2-16/+21
2013-09-30[PATCH 1/4] [mips][msa] Source register of FILL instructions is GPRJack Carter2-15/+26
2013-09-30Move command line options to the users of libLTO. Fixes --enable-shared build.Rafael Espindola2-151/+53
2013-09-30[ARM] Assembler: ARM LDRD with writeback requires the base register to be dif...Tilmann Scheller1-4/+19
2013-09-30Swift model: Fix uop description on some writesArnold Schwaighofer1-2/+11
2013-09-30BoundsChecking: Fix refacto.Benjamin Kramer1-0/+1
2013-09-30Convert manual insert point restores to the new RAII object.Benjamin Kramer4-60/+18
2013-09-30InstCombine: Replace manual fast math flag copying with the new IRBuilder RAI...Benjamin Kramer1-22/+20
2013-09-30IRBuilder: Add RAII objects to reset insertion points or fast math flags.Benjamin Kramer1-21/+1
2013-09-30IfConverter: Use TargetSchedule for instruction latenciesArnold Schwaighofer7-9/+48
2013-09-30Fix a bug in InstCombine where it attempted to cast a Value* to an Instruction*Joey Gouly1-2/+2
2013-09-30[SystemZ] Revert r191661: Add definitions of LFH and STFHRichard Sandiford1-4/+0
generated by cgit v1.2.3 (git 2.39.1) at 2024-05-24 22:44:46 +0000