summaryrefslogtreecommitdiff
path: root/lib
AgeCommit message (Expand)AuthorFilesLines
2013-06-04R600: Fix the fetch limits for R600 generation GPUsr600-gen-fixesTom Stellard4-27/+30
2013-06-04R600: Move Subtarget feature definitions into AMDGPU.tdTom Stellard2-64/+66
2013-06-04R600: Remove unnecessary includeTom Stellard3-2/+4
2013-06-05R600: Make sure to schedule AR register uses and defs in the same clauseTom Stellard3-4/+40
2013-06-05Don't print default values for NumberOfAuxSymbols and AuxiliaryData.Rafael Espindola1-2/+3
2013-06-05Handle (at least don't crash on) relocations with no symbols.Rafael Espindola1-6/+11
2013-06-05Move BinaryRef to a new include/llvm/Object/YAML.h file.Rafael Espindola3-17/+35
2013-06-05Revert "R600: Add a pass that merge Vector Register"Rafael Espindola4-370/+0
2013-06-05Handle relocations that don't point to symbols.Rafael Espindola8-41/+28
2013-06-04R600: Add a pass that merge Vector RegisterVincent Lejeune4-0/+370
2013-06-04R600: Const/Neg/Abs can be folded to dot4Vincent Lejeune5-47/+186
2013-06-04Cortex-R5 can issue Thumb2 integer division instructions.Evan Cheng1-1/+2
2013-06-04Revert series of sched model patches until I figure out what is going on.Arnold Schwaighofer8-1277/+207
2013-06-04ARM sched model: Add VFP div instruction on SwiftArnold Schwaighofer1-0/+16
2013-06-04ARM sched model: Add SIMD/VFP load/store instructions on SwiftArnold Schwaighofer1-0/+364
2013-06-04ARM sched model: Add integer VFP/SIMD instructions on SwiftArnold Schwaighofer1-0/+120
2013-06-04ARM sched model: Add integer load/store instructions on SwiftArnold Schwaighofer1-0/+209
2013-06-04ARM sched model: Add integer arithmetic instructions on SwiftArnold Schwaighofer1-0/+155
2013-06-04ARM sched model: Cortex A9 - More InstRW sched resourcesArnold Schwaighofer1-4/+45
2013-06-04ARM sched model: Add branch thumb instructionsArnold Schwaighofer1-18/+21
2013-06-04ARM sched model: Add branch thumb2 instructionsArnold Schwaighofer1-11/+15
2013-06-04ARM sched model: Add branch instructionsArnold Schwaighofer1-27/+35
2013-06-04ARM sched model: Add preload thumb2 instructionsArnold Schwaighofer1-3/+6
2013-06-04ARM sched model: Add preload instructionsArnold Schwaighofer1-2/+4
2013-06-04ARM sched model: Add more ALU and CMP thumb instructionsArnold Schwaighofer1-46/+61
2013-06-04 ARM sched model: Add more ALU and CMP thumb2 instructionsArnold Schwaighofer1-52/+86
2013-06-04ARM sched model: Add more ALU and CMP instructionsArnold Schwaighofer1-37/+49
2013-06-04ARM sched model: Add divsion, loads, branches, vfp cvtArnold Schwaighofer4-7/+89
2013-06-04ARMInstrInfo: Improve isSwiftFastImmShiftArnold Schwaighofer1-0/+2
2013-06-04Sparc: No functionality change. Cleanup whitespaces, comment formatting etc.,Venkatraman Govindaraju19-154/+157
2013-06-04IndVarSimplify: check if loop invariant expansion can trapDavid Majnemer1-1/+1
2013-06-04ARM: Fix crash in ARM backend inside of ARMConstantIslandPassDavid Majnemer1-0/+1
2013-06-04R600: Swizzle texture/export instructionsVincent Lejeune2-20/+126
2013-06-04Second part of pr16069Rafael Espindola1-4/+9
2013-06-04Typo: s/caes/cases/ in SimplifyCFGHans Wennborg1-1/+1
2013-06-04Preserve const correctness.Benjamin Kramer1-3/+3
2013-06-04Test commit for user vmedic, to verify commit access. One line of comment is ...Vladimir Medic1-1/+1
2013-06-04Silencing an MSVC warning about mixing bool and unsigned int.Aaron Ballman1-1/+1
2013-06-04Silencing an MSVC warning about */ being found outside of a comment.Aaron Ballman1-2/+2
2013-06-04Fix a defect in code-layout pass, improving Benchmarks/Olden/em3d/em3d by abo...Shuxin Yang1-1/+25
2013-06-03Delete dead safety check.Nick Lewycky1-6/+1
2013-06-03SimplifyCFG: Do not transform PHI to select if doing so would be unsafeDavid Majnemer1-2/+19
2013-06-03SimplifyCFG: Small cleanup, use ICmpInst::isEquality()David Majnemer1-3/+1
2013-06-03Update RuntimeDyldELF::findOPDEntrySection the new relocation iterators.Rafael Espindola1-3/+7
2013-06-03R600/SI: Add support for work item and work group intrinsicsTom Stellard3-15/+88
2013-06-03R600/SI: Add a calling convention for compute shadersTom Stellard3-9/+39
2013-06-03R600/SI: Custom lower i64 sign_extendTom Stellard2-0/+19
2013-06-03R600/SI: Adjust some instructions' out register class after ISelTom Stellard2-0/+52
2013-06-03R600/SI: Handle REG_SEQUENCE in fitsRegClass()Tom Stellard1-3/+13
2013-06-03R600/SI: Handle nodes with glue results correctly SITargetLowering::foldOpera...Tom Stellard1-0/+16