index
:
~tstellar/llvm
9.1-abi-fix
Nov13-test
Oct18-backup
assembler
assembler-Jan-06-2015
assembler-push
backup-Oct15
backup-Oct18
bfgminer
bfgminer-perf
cayman-only-bfgminer
clover-elf
clover-elf-v2
hazard-rec
hsa
image-support
indirect-addressing
indirect-wip
indirect-wip-2
indirect-wip-3
indirect-wip-4
indirect-wip-5
kernel-args-WIP
lds
lds-v2
long-alu
madk
master
master-testing
master-testing-patches
master-testing-patches-v2
master-testing-si
master-testing-v2
mi-sched-experimental
native
opencv-Sep18-patches
perf-Dec31-2014
perf-Jan-08-2015
push-jan16
r600
r600-May09
r600-alu-encoding
r600-final-push
r600-gen-fixes
r600-imm-flags
r600-initial-review
r600-initial-review-May11
r600-master
r600-private-mem-fixes
r600-private-memory
r600-review-v10
r600-review-v3
r600-review-v7
r600-review-v8
r600-review-v9
r600-rewrite-pats
r600-structurizer
r600-structurizer-v2
r600-tablegen-hwreg
r600-tablegen-reg-encoding
r600-vliw
remove-fold-operands
sched-fixes
sched-perf-Mar-27-2015
si-compute
si-compute-v3
si-fold
si-lowercase
si-scheduler
si-scheduler-v2
si-scheduler-v3
si-sgpr-copies
si-spill-fixes
si-spill-fixes-v2
si-spill-fixes-v3
si-spill-fixes-v4
smrd-cluster
struct-divergence
struct-divergence-v1
vgpr-spilling-Jan07-2014
vinterp-fix
vliw5-rebase
vlj-bottom-up
Unnamed repository; edit this file 'description' to name the repository.
tstellar
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
CodeGen
/
TargetSchedule.cpp
Age
Commit message (
Expand
)
Author
Files
Lines
2012-10-17
misched: Better handling of invalid latencies in the machine model
Andrew Trick
1
-2
/
+10
2012-10-11
misched: Handle "transient" non-instructions.
Andrew Trick
1
-17
/
+23
2012-10-10
misched: fall-back to a target hook for instr bundles.
Andrew Trick
1
-3
/
+4
2012-10-10
misched: Use the TargetSchedModel interface wherever possible.
Andrew Trick
1
-0
/
+49
2012-10-09
misched: Add computeInstrLatency to TargetSchedModel.
Andrew Trick
1
-0
/
+24
2012-10-09
misched: Allow flags to disable hasInstrSchedModel/hasInstrItineraries for ex...
Andrew Trick
1
-6
/
+12
2012-10-04
Enable -schedmodel, but prefer itineraries until we have more benchmark data.
Andrew Trick
1
-52
/
+51
2012-09-18
TargetSchedule: cleanup computeOperandLatency logic & diagnostics.
Andrew Trick
1
-6
/
+16
2012-09-18
TargetSchedModel API. Implement latency lookup, disabled.
Andrew Trick
1
-0
/
+140
2012-09-17
Revert r164061-r164067. Most of the new subtarget emitter.
Andrew Trick
1
-140
/
+0
2012-09-17
TargetSchedModel API. Implement latency lookup, disabled.
Andrew Trick
1
-0
/
+140
2012-09-14
TargetSchedModel interface. To be implemented...
Andrew Trick
1
-0
/
+32