index
:
~tstellar/llvm
9.1-abi-fix
Nov13-test
Oct18-backup
assembler
assembler-Jan-06-2015
assembler-push
backup-Oct15
backup-Oct18
bfgminer
bfgminer-perf
cayman-only-bfgminer
clover-elf
clover-elf-v2
hazard-rec
hsa
image-support
indirect-addressing
indirect-wip
indirect-wip-2
indirect-wip-3
indirect-wip-4
indirect-wip-5
kernel-args-WIP
lds
lds-v2
long-alu
madk
master
master-testing
master-testing-patches
master-testing-patches-v2
master-testing-si
master-testing-v2
mi-sched-experimental
native
opencv-Sep18-patches
perf-Dec31-2014
perf-Jan-08-2015
push-jan16
r600
r600-May09
r600-alu-encoding
r600-final-push
r600-gen-fixes
r600-imm-flags
r600-initial-review
r600-initial-review-May11
r600-master
r600-private-mem-fixes
r600-private-memory
r600-review-v10
r600-review-v3
r600-review-v7
r600-review-v8
r600-review-v9
r600-rewrite-pats
r600-structurizer
r600-structurizer-v2
r600-tablegen-hwreg
r600-tablegen-reg-encoding
r600-vliw
remove-fold-operands
sched-fixes
sched-perf-Mar-27-2015
si-compute
si-compute-v3
si-fold
si-lowercase
si-scheduler
si-scheduler-v2
si-scheduler-v3
si-sgpr-copies
si-spill-fixes
si-spill-fixes-v2
si-spill-fixes-v3
si-spill-fixes-v4
smrd-cluster
struct-divergence
struct-divergence-v1
vgpr-spilling-Jan07-2014
vinterp-fix
vliw5-rebase
vlj-bottom-up
Unnamed repository; edit this file 'description' to name the repository.
tstellar
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
lib
/
CodeGen
/
PostRASchedulerList.cpp
Age
Commit message (
Expand
)
Author
Files
Lines
2012-10-15
Switch most getReservedRegs() clients to the MRI equivalent.
Jakob Stoklund Olesen
1
-3
/
+2
2012-09-11
Release build: guard dump functions with
Manman Ren
1
-1
/
+1
2012-09-06
Release build: guard dump functions with "ifndef NDEBUG"
Manman Ren
1
-0
/
+2
2012-08-22
Add a getName function to MachineFunction. Use it in places that previously d...
Craig Topper
1
-1
/
+1
2012-06-06
Move RegisterClassInfo.h.
Andrew Trick
1
-1
/
+1
2012-06-06
Remove unused private fields found by clang's new -Wunused-private-field.
Benjamin Kramer
1
-1
/
+0
2012-06-01
Switch all register list clients to the new MC*Iterator interface.
Jakob Stoklund Olesen
1
-19
/
+13
2012-04-23
This patch fixes a problem which arose when using the Post-RA scheduler
Preston Gurd
1
-0
/
+4
2012-03-09
misched interface: rename Begin/End to RegionBegin/RegionEnd since they are n...
Andrew Trick
1
-7
/
+7
2012-03-07
misched prep: Expose the ScheduleDAGInstrs interface so targets may
Andrew Trick
1
-1
/
+1
2012-03-07
misched prep: rename InsertPos to End.
Andrew Trick
1
-8
/
+8
2012-03-07
misched preparation: rename core scheduler methods for consistency.
Andrew Trick
1
-17
/
+17
2012-03-07
misched preparation: clarify ScheduleDAG and ScheduleDAGInstrs roles.
Andrew Trick
1
-12
/
+38
2012-03-07
misched preparation: modularize schedule emission.
Andrew Trick
1
-0
/
+36
2012-03-07
misched preparation: modularize schedule printing.
Andrew Trick
1
-0
/
+18
2012-03-07
misched preparation: modularize schedule verification.
Andrew Trick
1
-2
/
+8
2012-03-05
Convert more GenRegisterInfo tables from unsigned to uint16_t to reduce stati...
Craig Topper
1
-6
/
+6
2012-02-23
BitVectorize loop.
Benjamin Kramer
1
-3
/
+1
2012-02-23
post-ra-sched: Turn the KillIndices vector into a bitvector, it only stored t...
Benjamin Kramer
1
-28
/
+22
2012-02-23
post-ra-sched: Replace a std::set of regs with a bitvector.
Benjamin Kramer
1
-5
/
+4
2012-02-23
Make calls scheduling boundaries post-ra.
Jakob Stoklund Olesen
1
-1
/
+4
2012-02-23
Handle regmasks in FixupKills.
Jakob Stoklund Olesen
1
-0
/
+4
2012-02-22
Make all pointers to TargetRegisterClass const since they are all pointers to...
Craig Topper
1
-3
/
+3
2012-02-08
Codegen pass definition cleanup. No functionality.
Andrew Trick
1
-12
/
+5
2012-02-08
Move pass configuration out of pass constructors: PostRAScheduler.
Andrew Trick
1
-6
/
+8
2012-01-14
misched: Added ScheduleDAGInstrs::IsPostRA
Andrew Trick
1
-1
/
+1
2011-12-14
- Add MachineInstrBundle.h and MachineInstrBundle.cpp. This includes a function
Evan Cheng
1
-1
/
+4
2011-12-07
Add bundle aware API for querying instruction properties and switch the code
Evan Cheng
1
-1
/
+1
2011-11-15
Remove all remaining uses of Value::getNameStr().
Benjamin Kramer
1
-2
/
+2
2011-07-01
Rename TargetSubtarget to TargetSubtargetInfo for consistency.
Evan Cheng
1
-12
/
+13
2011-06-16
Teach antidependency breakers to use RegisterClassInfo.
Jakob Stoklund Olesen
1
-5
/
+10
2011-06-02
Update DBG_VALUEs while breaking anti dependencies.
Devang Patel
1
-1
/
+1
2011-06-01
Add an issue width check to the postRA scheduler. Patch by Max Kazakov!
Andrew Trick
1
-0
/
+6
2011-05-06
Typo: Reviewed by Alistair.
Andrew Trick
1
-1
/
+1
2011-05-06
Post-RA scheduler compile time fix. Quadratic computation of DAG node depth.
Andrew Trick
1
-4
/
+10
2010-12-24
Various bits of framework needed for precise machine-level selection
Andrew Trick
1
-37
/
+37
2010-09-10
Teach if-converter to be more careful with predicating instructions that would
Evan Cheng
1
-1
/
+1
2010-08-06
Reapply r110396, with fixes to appease the Linux buildbot gods.
Owen Anderson
1
-1
/
+1
2010-08-06
Revert r110396 to fix buildbots.
Owen Anderson
1
-1
/
+1
2010-08-05
Don't use PassInfo* as a type identifier for passes. Instead, use the addres...
Owen Anderson
1
-1
/
+1
2010-07-15
Use std::vector instead of TargetRegisterInfo::FirstVirtualRegister.
Bill Wendling
1
-2
/
+3
2010-06-18
Allow ARM if-converter to be run after post allocation scheduling.
Evan Cheng
1
-24
/
+4
2010-06-14
- Do away with SimpleHazardRecognizer.h. It's not used and offers little value.
Evan Cheng
1
-25
/
+0
2010-06-12
Allow target to provide its own hazard recognizer to post-ra scheduler.
Evan Cheng
1
-6
/
+16
2010-05-21
- Change MachineInstr::findRegisterDefOperandIdx so it can also look for defs
Evan Cheng
1
-2
/
+2
2010-05-20
Remove dbg_value workaround and associated command line option
Jim Grosbach
1
-20
/
+0
2010-05-19
Enable preserving debug information through post-RA scheduling
Jim Grosbach
1
-1
/
+1
2010-05-14
80 column and trailing whitespace cleanup
Jim Grosbach
1
-24
/
+25
2010-05-14
add cmd line option to leave dbgvalues in during post-RA sceduling. Useful
Jim Grosbach
1
-5
/
+14
2010-05-01
Get rid of the EdgeMapping map. Instead, just check for BasicBlock
Dan Gohman
1
-2
/
+2
[next]