summaryrefslogtreecommitdiff
path: root/lib/CodeGen/PostRASchedulerList.cpp
AgeCommit message (Expand)AuthorFilesLines
2012-10-15Switch most getReservedRegs() clients to the MRI equivalent.Jakob Stoklund Olesen1-3/+2
2012-09-11Release build: guard dump functions withManman Ren1-1/+1
2012-09-06Release build: guard dump functions with "ifndef NDEBUG"Manman Ren1-0/+2
2012-08-22Add a getName function to MachineFunction. Use it in places that previously d...Craig Topper1-1/+1
2012-06-06Move RegisterClassInfo.h.Andrew Trick1-1/+1
2012-06-06Remove unused private fields found by clang's new -Wunused-private-field.Benjamin Kramer1-1/+0
2012-06-01Switch all register list clients to the new MC*Iterator interface.Jakob Stoklund Olesen1-19/+13
2012-04-23This patch fixes a problem which arose when using the Post-RA schedulerPreston Gurd1-0/+4
2012-03-09misched interface: rename Begin/End to RegionBegin/RegionEnd since they are n...Andrew Trick1-7/+7
2012-03-07misched prep: Expose the ScheduleDAGInstrs interface so targets mayAndrew Trick1-1/+1
2012-03-07misched prep: rename InsertPos to End.Andrew Trick1-8/+8
2012-03-07misched preparation: rename core scheduler methods for consistency.Andrew Trick1-17/+17
2012-03-07misched preparation: clarify ScheduleDAG and ScheduleDAGInstrs roles.Andrew Trick1-12/+38
2012-03-07misched preparation: modularize schedule emission.Andrew Trick1-0/+36
2012-03-07misched preparation: modularize schedule printing.Andrew Trick1-0/+18
2012-03-07misched preparation: modularize schedule verification.Andrew Trick1-2/+8
2012-03-05Convert more GenRegisterInfo tables from unsigned to uint16_t to reduce stati...Craig Topper1-6/+6
2012-02-23BitVectorize loop.Benjamin Kramer1-3/+1
2012-02-23post-ra-sched: Turn the KillIndices vector into a bitvector, it only stored t...Benjamin Kramer1-28/+22
2012-02-23post-ra-sched: Replace a std::set of regs with a bitvector.Benjamin Kramer1-5/+4
2012-02-23Make calls scheduling boundaries post-ra.Jakob Stoklund Olesen1-1/+4
2012-02-23Handle regmasks in FixupKills.Jakob Stoklund Olesen1-0/+4
2012-02-22Make all pointers to TargetRegisterClass const since they are all pointers to...Craig Topper1-3/+3
2012-02-08Codegen pass definition cleanup. No functionality.Andrew Trick1-12/+5
2012-02-08Move pass configuration out of pass constructors: PostRAScheduler.Andrew Trick1-6/+8
2012-01-14misched: Added ScheduleDAGInstrs::IsPostRAAndrew Trick1-1/+1
2011-12-14- Add MachineInstrBundle.h and MachineInstrBundle.cpp. This includes a functionEvan Cheng1-1/+4
2011-12-07Add bundle aware API for querying instruction properties and switch the codeEvan Cheng1-1/+1
2011-11-15Remove all remaining uses of Value::getNameStr().Benjamin Kramer1-2/+2
2011-07-01Rename TargetSubtarget to TargetSubtargetInfo for consistency.Evan Cheng1-12/+13
2011-06-16Teach antidependency breakers to use RegisterClassInfo.Jakob Stoklund Olesen1-5/+10
2011-06-02Update DBG_VALUEs while breaking anti dependencies.Devang Patel1-1/+1
2011-06-01Add an issue width check to the postRA scheduler. Patch by Max Kazakov!Andrew Trick1-0/+6
2011-05-06Typo: Reviewed by Alistair.Andrew Trick1-1/+1
2011-05-06Post-RA scheduler compile time fix. Quadratic computation of DAG node depth.Andrew Trick1-4/+10
2010-12-24Various bits of framework needed for precise machine-level selectionAndrew Trick1-37/+37
2010-09-10Teach if-converter to be more careful with predicating instructions that wouldEvan Cheng1-1/+1
2010-08-06Reapply r110396, with fixes to appease the Linux buildbot gods.Owen Anderson1-1/+1
2010-08-06Revert r110396 to fix buildbots.Owen Anderson1-1/+1
2010-08-05Don't use PassInfo* as a type identifier for passes. Instead, use the addres...Owen Anderson1-1/+1
2010-07-15Use std::vector instead of TargetRegisterInfo::FirstVirtualRegister.Bill Wendling1-2/+3
2010-06-18Allow ARM if-converter to be run after post allocation scheduling.Evan Cheng1-24/+4
2010-06-14- Do away with SimpleHazardRecognizer.h. It's not used and offers little value.Evan Cheng1-25/+0
2010-06-12Allow target to provide its own hazard recognizer to post-ra scheduler.Evan Cheng1-6/+16
2010-05-21- Change MachineInstr::findRegisterDefOperandIdx so it can also look for defsEvan Cheng1-2/+2
2010-05-20Remove dbg_value workaround and associated command line optionJim Grosbach1-20/+0
2010-05-19Enable preserving debug information through post-RA schedulingJim Grosbach1-1/+1
2010-05-1480 column and trailing whitespace cleanupJim Grosbach1-24/+25
2010-05-14add cmd line option to leave dbgvalues in during post-RA sceduling. UsefulJim Grosbach1-5/+14
2010-05-01Get rid of the EdgeMapping map. Instead, just check for BasicBlockDan Gohman1-2/+2