summaryrefslogtreecommitdiff
path: root/docs/WritingAnLLVMBackend.rst
AgeCommit message (Expand)AuthorFilesLines
2014-04-07[docs] Fix some linksSean Silva1-1/+1
2013-12-07Add a RequireStructuredCFG Field to TargetMachine.Vincent Lejeune1-0/+6
2013-11-18Docs: tweak code-block spacing.Ahmed Bougacha1-0/+1
2013-11-17TableGen: Generate an enum for all named Operand types in tblgen'd InstrInfo.Ahmed Bougacha1-0/+44
2013-11-17Docs: Clearly separate Operand-related paragraphs.Ahmed Bougacha1-0/+6
2013-11-17Docs: Fix typo: NoIntinerary -> NoItinerary.Ahmed Bougacha1-1/+1
2013-09-03TableGen: Enumerate Schedule Model too.Vincent Lejeune1-0/+5
2013-07-31Revert "TableGen: Enumerate Schedule Model too."Tom Stellard1-5/+0
2013-07-31TableGen: Enumerate Schedule Model too.Vincent Lejeune1-0/+5
2013-07-01[docs] Amend confusing titleSean Silva1-3/+3
2013-06-25TableGen: Generate a function for getting operand indices based on their defi...Tom Stellard1-0/+41
2013-03-24Give Sparc instruction patterns direct types instead of register classes.Jakob Stoklund Olesen1-7/+7
2013-01-10remove the rest of the "written by" lines in the documentation. It isChris Lattner1-2/+0
2012-12-31docs: Fix FIXMESean Silva1-0/+5
2012-12-12Documentation: convert WritingAnLLVMPass.html to reST.Dmitri Gribenko1-2/+2
2012-12-01Documentation: convert WritingAnLLVMBackend.html to reSTDmitri Gribenko1-0/+1835