summaryrefslogtreecommitdiff
AgeCommit message (Collapse)AuthorFilesLines
2011-06-10test/encode/avcenc: don't include <pciaccess.h>Xiang, Haihao1-1/+0
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
2011-06-10i965_drv_video: encode on IvybridgeXiang, Haihao7-26/+602
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
2011-06-10i965_drv_video: fix VME shadersXiang, Haihao6-8/+12
1. The response length for inter type on Ivybridge is 6. 2. fix register region Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
2011-06-10i965_drv_video: new shaders for VME on IvybridgeXiang, Haihao13-37/+383
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
2011-06-09i965_drv_video: set surface base address in VMEXiang, Haihao2-89/+36
It is easy to fill the binding table without relocation and make sure all offsets in binding table only uses bits[15:0] Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
2011-06-09i965_drv_video: clean upXiang, Haihao1-6/+1
Don't emit PIPE_CONTROL directly, instead call intel_batchbuffer_emit_mi_flush. Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
2011-06-09i965_drv_video: Added check of obj_surface->bo field inside ↵Alexander Osin1-1/+3
i965_media_h264_surface_state()
2011-06-07test/basic testing programs do not need to be installedAustin Yuan1-3/+3
in /usr/bin; one can run make valgrind here as a check, or run them under make check too. From gimli at dark-green.com Signed-off-by: Austin Yuan <shengquan.yuan@gmail.com>
2011-06-02i965_drv_video: improved MV quality for VMEZhou Chang4-61/+39
2011-05-30Bump to 1.0.13Austin Yuan1-1/+1
Signed-off-by: Austin Yuan <shengquan.yuan@gmail.com>
2011-05-30libva: several changesAustin Yuan8-23/+67
1) add free_drawable 2) clean the license of Android.mk 3) define VA_ROTATION_270 to 3 instead of 4 Signed-off-by: Zhaohan Ren <zhaohan.ren@intel.com> Signed-off-by: Austin Yuan <shengquan.yuan@gmail.com>
2011-05-25i965_drv_video: clean up codesXiang, Haihao7-200/+55
Check and allocate surface BO in a same function Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
2011-05-25i965_drv_video: rendering for IvybridgeXiang, Haihao3-81/+1234
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
2011-05-25i965_drv_video: new shaders for rendering on IvybridgeXiang, Haihao11-2/+448
SEND on Ivybridge uses GRFs instead of MRFs Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
2011-05-25i965_drv_video: VC1 decoding on IvybridgeXiang, Haihao2-70/+72
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
2011-05-25i965_drv_video: H.264 & MPEG2 decoding on IvybridgeXiang, Haihao5-3/+2252
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
2011-05-25i965_drv_video: Ivybridge PCI IDsXiang, Haihao6-19/+49
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
2011-05-16i965_drv_video: thread safety for object allocationXiang, Haihao2-0/+21
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
2011-05-16i965_drv_vidoe: thread safety for renderingXiang, Haihao6-8/+81
2011-05-16va: always create a new VA display on X11Xiang, Haihao1-38/+6
Previously a VA display will be shared if a native display is shared by multiple threads, it will casue some thread safety issue in a multi-threaded program. Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
2011-05-16test/putsurface/putsurface: fix multi-thread issue on X11Xiang, Haihao1-0/+6
On X11, a VA display is dependent on the display returned by XOpenDisplay, vaPutSurface maybe accesses this display. So the same access mechanism is needed for vaPutSurface and other Xlib funtion calls. Another way is to call XInitThreads before XOpenDisplay. Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
2011-05-16test/putsurface/putsurface: pass a valid DRAWABLE to vaPutSurfaceXiang, Haihao1-0/+5
2011-05-16i965_drv_video: move batchbuffer to contextXiang, Haihao17-389/+343
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
2011-05-16i965_drv_video: clean up batchbuffer interfaceXiang, Haihao17-1403/+1559
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
2011-05-16update .gitignoreXiang, Haihao1-0/+1
2011-05-10i965_drv_video: store post process parameters in contextXiang, Haihao2-215/+217
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
2011-05-10i965_drv_video: store kernel info in the corresponding contextXiang, Haihao13-154/+166
2011-05-10i965_drv_video: use the same structure for all kernelsXiang, Haihao8-155/+181
2011-05-10i965_drv_video: create media_state per contextXiang, Haihao25-1491/+1414
Also clean up some codes
2011-05-10test/encode/avcenc: fix for VAEncSequenceParameterBufferH264Xiang, Haihao1-6/+9
2011-05-06Implemented i965_LockSurface, i965_UnlockSurface, i965_BufferInfoAlexander I Osin1-14/+169
2011-05-06Added locked_image_id in struct object_surfaceAlexander I Osin1-0/+1
2011-05-06va: fix build issueXiang, Haihao1-2/+2
va_trace.c:410: error: conflicting types for ‘va_TraceInitialize’ va_trace.h:33: note: previous declaration of ‘va_TraceInitialize’ was here va_trace.c:420: error: conflicting types for ‘va_TraceTerminate’ va_trace.h:39: note: previous declaration of ‘va_TraceTerminate’ was here
2011-05-06Merge branch 'master' of git+ssh://git.freedesktop.org/git/libvaAustin Yuan0-0/+0
2011-05-051) test/*: enable/refine the test/* for both X11 and AndroidAustin Yuan22-644/+987
2) va_dri2.c: use _XSend instead of _XReply which is time-consuming 3) trace message for vaPutSurface/vaInitialize/vaTerminate Signed-off-by: Guoliang Ji <guoliangx.ji@intel.com> Signed-off-by: Zhaohan Ren <zhaohan.ren@intel.com> Signed-off-by: Austin Yuan <shengquan.yuan@gmail.com>
2011-05-051) test/*: enable/refine the test/* for both X11 and AndroidAustin Yuan22-644/+987
2) va_dri2.c: use _XSend instead of _XReply which is time-consuming 3) trace message for vaPutSurface/vaInitialize/vaTerminate Signed-off-by: Guoliang Ji <guoliangx.ji@intel.com> Signed-off-by: Zhaohan Ren <zhaohan.ren@intel.com> Signed-off-by: Austin Yuan <shengquan.yuan@gmail.com>
2011-05-06corrected vaBufferInfo interfaceAlexander I Osin1-5/+4
2011-05-06corrected vaBufferInfo interfaceAlexander I Osin1-1/+1
2011-05-06Fixed number bugs in va_TraceSurface.Alexander I Osin1-8/+10
2011-04-28test/encode/avcenc: a simple encoder based on VA API for H.264Zhou Chang2-1/+819
Usage: avcenc <width> <height> <input file> <output file> [qp] Singed-off-by: Zhou Chang <chang.zhou@intel.com> Singed-off-by: Lan Hai <hai.lan@intel.com> Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
2011-04-26Merge branch 'snb-encoder'Xiang, Haihao21-35/+2720
2011-04-26i965_drv_video/encode: offset for coded bufferXiang, Haihao2-1/+3
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
2011-04-22i965_drv_video/encode: indentation fixXiang, Haihao1-19/+19
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
2011-04-22i965_drv_video/encode: media read with sampler cacheXiang, Haihao1-2/+2
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
2011-04-22i965_drv_video/video: set base address for MV dataXiang, Haihao1-6/+8
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
2011-04-22i965_drv_video/encode: merge global symbols in intra/inter shaderXiang, Haihao5-209/+123
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
2011-04-22i965_drv_video/encode: remove all intra data in inter shaderXiang, Haihao2-46/+23
Need to revert this commit if select inter-intra mixed mode for P/B frame Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
2011-04-22i965_drv_video: clean up gen6_mfc_avc_pipeline_programingXiang, Haihao1-22/+19
don't need to map VME output for inter frame Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
2011-04-22i965_drv_video/encode: merge the object command for intra/inter frameXiang, Haihao1-36/+7
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
2011-04-22i965_drv_video/encode: also simplify the object command for inter frameXiang, Haihao1-108/+1
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
generated by cgit v1.2.3 (git 2.39.1) at 2025-08-03 14:04:20 +0000