From b28a4b8eb9f515e76699251d0a3f834be9b14223 Mon Sep 17 00:00:00 2001 From: Paul Cercueil Date: Tue, 16 Jan 2018 16:47:55 +0100 Subject: dt-bindings: clock: Add jz4770-cgu.h header This will be used from the devicetree bindings to specify the clocks that should be obtained from the jz4770-cgu driver. Signed-off-by: Paul Cercueil Acked-by: Stephen Boyd Reviewed-by: Rob Herring Cc: Ralf Baechle Cc: Maarten ter Huurne Cc: linux-mips@linux-mips.org Patchwork: https://patchwork.linux-mips.org/patch/18481/ Signed-off-by: James Hogan --- include/dt-bindings/clock/jz4770-cgu.h | 58 ++++++++++++++++++++++++++++++++++ 1 file changed, 58 insertions(+) create mode 100644 include/dt-bindings/clock/jz4770-cgu.h (limited to 'include') diff --git a/include/dt-bindings/clock/jz4770-cgu.h b/include/dt-bindings/clock/jz4770-cgu.h new file mode 100644 index 000000000000..d68a7695a1f8 --- /dev/null +++ b/include/dt-bindings/clock/jz4770-cgu.h @@ -0,0 +1,58 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * This header provides clock numbers for the ingenic,jz4770-cgu DT binding. + */ + +#ifndef __DT_BINDINGS_CLOCK_JZ4770_CGU_H__ +#define __DT_BINDINGS_CLOCK_JZ4770_CGU_H__ + +#define JZ4770_CLK_EXT 0 +#define JZ4770_CLK_OSC32K 1 +#define JZ4770_CLK_PLL0 2 +#define JZ4770_CLK_PLL1 3 +#define JZ4770_CLK_CCLK 4 +#define JZ4770_CLK_H0CLK 5 +#define JZ4770_CLK_H1CLK 6 +#define JZ4770_CLK_H2CLK 7 +#define JZ4770_CLK_C1CLK 8 +#define JZ4770_CLK_PCLK 9 +#define JZ4770_CLK_MMC0_MUX 10 +#define JZ4770_CLK_MMC0 11 +#define JZ4770_CLK_MMC1_MUX 12 +#define JZ4770_CLK_MMC1 13 +#define JZ4770_CLK_MMC2_MUX 14 +#define JZ4770_CLK_MMC2 15 +#define JZ4770_CLK_CIM 16 +#define JZ4770_CLK_UHC 17 +#define JZ4770_CLK_GPU 18 +#define JZ4770_CLK_BCH 19 +#define JZ4770_CLK_LPCLK_MUX 20 +#define JZ4770_CLK_GPS 21 +#define JZ4770_CLK_SSI_MUX 22 +#define JZ4770_CLK_PCM_MUX 23 +#define JZ4770_CLK_I2S 24 +#define JZ4770_CLK_OTG 25 +#define JZ4770_CLK_SSI0 26 +#define JZ4770_CLK_SSI1 27 +#define JZ4770_CLK_SSI2 28 +#define JZ4770_CLK_PCM0 29 +#define JZ4770_CLK_PCM1 30 +#define JZ4770_CLK_DMA 31 +#define JZ4770_CLK_I2C0 32 +#define JZ4770_CLK_I2C1 33 +#define JZ4770_CLK_I2C2 34 +#define JZ4770_CLK_UART0 35 +#define JZ4770_CLK_UART1 36 +#define JZ4770_CLK_UART2 37 +#define JZ4770_CLK_UART3 38 +#define JZ4770_CLK_IPU 39 +#define JZ4770_CLK_ADC 40 +#define JZ4770_CLK_AIC 41 +#define JZ4770_CLK_AUX 42 +#define JZ4770_CLK_VPU 43 +#define JZ4770_CLK_UHC_PHY 44 +#define JZ4770_CLK_OTG_PHY 45 +#define JZ4770_CLK_EXT512 46 +#define JZ4770_CLK_RTC 47 + +#endif /* __DT_BINDINGS_CLOCK_JZ4770_CGU_H__ */ -- cgit v1.2.3 e='drm-fixes-no-fbcon'>drm-fixes-no-fbcon Official DRM kernel treeairlied
summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/i915_vma.c
AgeCommit message (Expand)AuthorFilesLines
2017-11-09drm/i915: Prune the reservation shared fence arrayChris Wilson1-0/+7
2017-10-16drm/i915: Move dev_priv->mm.[un]bound_list to its own lockChris Wilson1-4/+12
2017-10-09drm/i915: Track user GTT faulting per-vmaChris Wilson1-1/+27
2017-10-09drm/i915: Consolidate get_fence with pin_fenceChris Wilson1-3/+1
2017-10-09drm/i915: Pin fence for iomapChris Wilson1-4/+31
2017-10-09drm/i915: Assert we do not try to expand VMA for hugepage inside GGTTChris Wilson1-0/+7
2017-10-07drm/i915: align 64K objects to 2MMatthew Auld1-1/+11
2017-10-07drm/i915: align the vma start to the largest gtt page sizeMatthew Auld1-0/+16
2017-10-07drm/i915: introduce vm set_pages/clear_pagesMatthew Auld1-11/+16
2017-08-18drm/i915: Replace execbuf vma ht with an idrChris Wilson1-22/+0
2017-06-21drm/i915: Assert the vma's active tracking is clear before freeChris Wilson1-2/+7
2017-06-21drm/i915: Retire the VMA's fence tracker before unbindingChris Wilson1-0/+5
2017-06-16drm/i915: Stash a pointer to the obj's resv in the vmaChris Wilson1-0/+1
2017-06-16drm/i915: Store a persistent reference for an object in the execbuffer cacheChris Wilson1-0/+2
2017-06-16drm/i915: Eliminate lots of iterations over the execobjects arrayChris Wilson1-1/+1
2017-06-16drm/i915: Store a direct lookup from object handle to vmaChris Wilson1-0/+20
2017-06-16drm/i915: Make i915_vma_destroy() staticChris Wilson1-1/+1
2017-06-15drm/i915: Use vma->exec_entry as our double-entry placeholderChris Wilson1-1/+0
2017-02-27drm/i915: Remove the vma from the drm_mm if binding failsChris Wilson1-20/+37
2017-02-25drm/i915: Sanity check the vma->node prior to binding into the GTTChris Wilson1-6/+9
2017-02-15drm/i915: Move allocate_va_range to GTTChris Wilson1-9/+0
2017-02-13drm/i915: Exercise i915_vma_pin/i915_vma_insertChris Wilson1-2/+2
2017-02-13drm/i915: Test creation of VMAChris Wilson1-0/+3
2017-02-09drm/i915: Assert that we never create a vma for the aliasing_ppgttChris Wilson1-0/+3
2017-01-23drm/i915: Pevent copying uninitialised garbage into vma->ggtt_viewChris Wilson1-1/+1
2017-01-21drm/i915: reinstate call to trace_i915_vma_bindDaniele Ceraolo Spurio1-0/+1
2017-01-21drm/i915: Assert that created vma has a whole number of pagesChris Wilson1-0/+2
2017-01-21drm/i915: Assert the drm_mm_node is allocated when on the VM listsChris Wilson1-0/+2
2017-01-21drm/i915: Reject vma creation larger than address spaceChris Wilson1-3/+16
2017-01-19drm/i915: Remove i915_gem_object_to_ggtt()Chris Wilson1-21/+6
2017-01-19drm/i915: Remove i915_vma_create from VMA APIChris Wilson1-31/+4
2017-01-19drm/i915: Add a check that the VMA instance we lookup matches the requestChris Wilson1-0/+1
2017-01-19drm/i915: Rename some warts in the VMA APIChris Wilson1-1/+89
2017-01-14drm/i915: Convert i915_ggtt_view to use an anonymous unionChris Wilson1-5/+4
2017-01-13drm/i915: Assert that we have allocated the drm_mm_node upon pinningChris Wilson1-0/+1
2017-01-11drm/i915: Extract reserving space in the GTT to a helperChris Wilson1-11/+5
2017-01-11drm/i915: Use the MRU stack search after evictingChris Wilson1-36/+4
2017-01-10drm/i915: Replace 4096 with PAGE_SIZE or I915_GTT_PAGE_SIZEChris Wilson1-7/+14
2017-01-10drm/i915: Move ggtt fence/alignment to i915_gem_tiling.cChris Wilson1-6/+6
2017-01-10drm/i915: Store required fence size/alignment for GGTT vmaChris Wilson1-32/+29
2017-01-10drm/i915: Align GGTT sizes to a fence tile rowChris Wilson1-2/+8