summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorHawking Zhang <Hawking.Zhang@amd.com>2017-05-27 14:49:19 +0800
committerHawking Zhang <Hawking.Zhang@amd.com>2017-06-06 13:43:00 +0800
commit8cfb9ca9cd0a7222cb4d3dd1bd28d96675e3d1c2 (patch)
tree6783addf0767a782be53bbc004d7437331190238
parent7e33c8dda3d0d3ed889944b816cfd321f8c59f33 (diff)
tests/amdgpu: bypass VCE tests on raven
raven doesn't support VCE Change-Id: I5f511cd0ca4bcd8114eba16bc35892385453f98b Signed-off-by: Hawking Zhang <Hawking.Zhang@amd.com> Reviewed-by: Xiaojie Yuan <Xiaojie.Yuan@amd.com>
-rw-r--r--tests/amdgpu/vce_tests.c17
1 files changed, 17 insertions, 0 deletions
diff --git a/tests/amdgpu/vce_tests.c b/tests/amdgpu/vce_tests.c
index b03807b2..8d61a3b1 100644
--- a/tests/amdgpu/vce_tests.c
+++ b/tests/amdgpu/vce_tests.c
@@ -106,6 +106,11 @@ int suite_vce_tests_init(void)
family_id = device_handle->info.family_id;
vce_harvest_config = device_handle->info.vce_harvest_config;
+ if (family_id >= AMDGPU_FAMILY_RV) {
+ printf("\n\nThe ASIC NOT support VCE, all sub-tests will pass\n");
+ return CUE_SUCCESS;
+ }
+
r = amdgpu_cs_ctx_create(device_handle, &context_handle);
if (r)
return CUE_SINIT_FAILED;
@@ -126,6 +131,9 @@ int suite_vce_tests_clean(void)
{
int r;
+ if (family_id >= AMDGPU_FAMILY_RV)
+ return CUE_SUCCESS;
+
r = amdgpu_bo_unmap_and_free(ib_handle, ib_va_handle,
ib_mc_address, IB_SIZE);
if (r)
@@ -237,6 +245,9 @@ static void amdgpu_cs_vce_create(void)
unsigned align = (family_id >= AMDGPU_FAMILY_AI) ? 256 : 16;
int len, r;
+ if (family_id >= AMDGPU_FAMILY_RV)
+ return;
+
enc.width = vce_create[6];
enc.height = vce_create[7];
@@ -430,6 +441,9 @@ static void amdgpu_cs_vce_encode(void)
unsigned align = (family_id >= AMDGPU_FAMILY_AI) ? 256 : 16;
int i, r;
+ if (family_id >= AMDGPU_FAMILY_RV)
+ return;
+
vbuf_size = ALIGN(enc.width, align) * ALIGN(enc.height, 16) * 1.5;
cpb_size = vbuf_size * 10;
num_resources = 0;
@@ -508,6 +522,9 @@ static void amdgpu_cs_vce_destroy(void)
{
int len, r;
+ if (family_id >= AMDGPU_FAMILY_RV)
+ return;
+
num_resources = 0;
alloc_resource(&enc.fb[0], 4096, AMDGPU_GEM_DOMAIN_GTT);
resources[num_resources++] = enc.fb[0].handle;