path: root/Events/XDC2014/XDC2014PitoisetNouveau.mdwn
diff options
authorJulien Cristau <>2014-10-13 22:02:25 +0200
committerJulien Cristau <>2014-10-13 22:02:25 +0200
commitb5579586b31d290451112331b6d785526a3512a9 (patch)
tree24fd09c32f649b05d88a35881bdf0676d4104248 /Events/XDC2014/XDC2014PitoisetNouveau.mdwn
parentab7a407e86c066f4e69efa7ebb29c3ac2bd091c7 (diff)
Add links to the last three videos
Diffstat (limited to 'Events/XDC2014/XDC2014PitoisetNouveau.mdwn')
1 files changed, 1 insertions, 0 deletions
diff --git a/Events/XDC2014/XDC2014PitoisetNouveau.mdwn b/Events/XDC2014/XDC2014PitoisetNouveau.mdwn
index ddcee4d1..d59d3b32 100644
--- a/Events/XDC2014/XDC2014PitoisetNouveau.mdwn
+++ b/Events/XDC2014/XDC2014PitoisetNouveau.mdwn
@@ -3,3 +3,4 @@
A hardware performance counter is a set of special registers which are used to store the counts of hardware-related activities. Hardware counters are often used by developers to identify performance bottlenecks in their applications. There are two types of counters offered by NVIDIA which provide data directly from various points of the GPU. Compute counters are used for OpenCL, while graphics counters give detailed information for OpenGL/Direct3D. It took me two Google Summer of Code (GSoC) to manage to expose them in Nouveau. In this presentation, I will first sum up my GSoC 2013 where I reverse engineered and implemented compute counters for nvc0/fermi in mesa. Then, I will introduce my GSOC2014's work to design a kernel interface to expose compute- and graphics-related counters to the userspace (mesa).